Semiwiki on LinkedIn Semiwiki on X.com Semiwiki RSS Feed Register / Log In

mentor

  1. Events
  2. mentor

Events Search and Views Navigation

Event Views Navigation

Today

From Simulink to High-Quality RTL using High-Level Synthesis — The Design Methodology

Register For This Web Seminar Online - Jul 14, 2020 10:00 AM - 11:00 AM US/Pacific Register Overview Nowadays many ASIC and FPGA design projects start with a Simulink reference model. The traditional path from an abstract floating-point Simulink model to high-quality RTL code is long and often requires multiple manual coding stages, several designers …

Continue reading "From Simulink to High-Quality RTL using High-Level Synthesis — The Design Methodology"

Tessent DDYA – Improving the throughput of volume scan diagnosis by 10X using dynamic partitioning

Register For This Web Seminar Online - Jul 14, 2020 5:00 PM - 6:00 PM US/Pacific Register Online - Jul 15, 2020 8:00 AM - 9:00 AM US/Pacific Register Overview Learn how to achieve efficient utilization of hardware resources for volume scan diagnosis. This web seminar will be conducted by an expert in design-for-test and …

Continue reading "Tessent DDYA – Improving the throughput of volume scan diagnosis by 10X using dynamic partitioning"

Automating Post-Route Verification for Multi-Gigabit Channels

Register For This Web Seminar Online - Sep 8, 2020 10:00 AM - 11:00 AM Asia/Singapore Register Online - Sep 8, 2020 2:00 PM - 3:00 PM Europe/London Register Online - Sep 8, 2020 2:00 PM - 3:00 PM US/Eastern Register Overview Performing post-layout verification of multi-gigabit SerDes channels is a challenging but necessary task, …

Continue reading "Automating Post-Route Verification for Multi-Gigabit Channels"

Visualizer Coverage: Debug and Visualize All Your Coverage Without Leaving Your House – Even If You Can

Register For This Web Seminar Online - Nov 19, 2020 8:00 AM - 9:00 AM US/Pacific Convert to Local Time Register Overview Trying to figure out how to achieve 100% coverage closure? Wondering how to view coverage, find issues and fix them all at one place? Visualizer Debug Environment gives the user many ways to …

Continue reading "Visualizer Coverage: Debug and Visualize All Your Coverage Without Leaving Your House – Even If You Can"

PCB Stackup Planning Webinar

Register For This Web Seminar Online - Nov 19, 2020 11:00 AM - 12:00 PM US/Eastern Convert to Local Time Register Overview The circuit speeds of digital designs have been on an “up and to the right” trend from the earliest ICs, and there is no question that it will continue. As speeds increase, so …

Continue reading "PCB Stackup Planning Webinar"

Secure Mobility Vitals: Transport Layer Security (TLS) and Firewall

Register For This Web Seminar Online - Nov 24, 2020 14:00 - 15:00 Europe/London Convert to Local Time Register Overview This presentation will cover remote access requirements of connected vehicles, an internet-based threat analysis and design considerations for TLS and firewall. Practical examples from in-production OEM flagship projects will also be included with: A system-level …

Continue reading "Secure Mobility Vitals: Transport Layer Security (TLS) and Firewall"

Embedded Software Debug Using Integrated Codelink and Visualizer HW/SW Debug Environment

Register For This Web Seminar Online - Dec 8, 2020 8:00 AM - 9:00 AM US/Pacific Convert to Local Time Register Overview Intuitive and easy to use, Codelink Software Debug Environment automates debugging for embedded software and correlates embedded software and hardware debug of complex SoC’s. During debug, Visualizer with Codelink allows embedded software to …

Continue reading "Embedded Software Debug Using Integrated Codelink and Visualizer HW/SW Debug Environment"