Advanced Packaging in the Chiplet Era semiwiki ads v2 800x100px (1)
WP_Term Object
(
    [term_id] => 178
    [name] => IP
    [slug] => ip
    [term_group] => 0
    [term_taxonomy_id] => 178
    [taxonomy] => category
    [description] => Semiconductor Intellectual Property
    [parent] => 0
    [count] => 2064
    [filter] => raw
    [cat_ID] => 178
    [category_count] => 2064
    [category_description] => Semiconductor Intellectual Property
    [cat_name] => IP
    [category_nicename] => ip
    [category_parent] => 0
    [is_post] => 
)
IP

Semiconductor Intellectual Property

Podcast EP359: The Benefits of the SiFive Smart Flow™ Technology with David Kravitz

Podcast EP359: The Benefits of the SiFive Smart Flow™ Technology with David Kravitz
by Daniel Nenni on 08-07-2026 at 10:00 am
Categories: IP, RISC-V, SiFive

Daniel is joined by David Kravitz, Senior Principal Engineer at SiFive, the pioneer of the RISC- V computing revolution. A veteran silicon architect with decades of experience designing high-performance processors ranging from VAX and Alpha to MIPS and ARM, David led the team behind some of the most critical breakthroughs in… Read More

Posted on

New Audio SoCs Combine Bluetooth HDT with Dual-RF Technology

New Audio SoCs Combine Bluetooth HDT with Dual-RF Technology
by Daniel Nenni on 08-06-2026 at 2:00 pm
Categories: Ceva, IP

Next generation Bluetooth audio ecosystem

Ceva and Actions Technology have expanded their longstanding partnership with the introduction of the ATS296X series, a new family of Bluetooth audio chips designed to bring High Data Throughput technology into commercial wireless products. Powered by the Ceva-Waves Bluetooth HDT platform, the series is positioned as one… Read More

Posted on

How SOCAMM2 Could Reshape Server Memory for AI

How SOCAMM2 Could Reshape Server Memory for AI
by Daniel Nenni on 08-04-2026 at 6:00 am
Categories: IP, Rambus

Rambus SOCAMM2

As artificial intelligence systems become larger and more demanding, memory is becoming one of the most important constraints in server design. Modern AI workloads do not only require powerful GPUs and accelerators; they also require enormous amounts of data to move quickly and efficiently between memory and compute engines.… Read More

Posted on

WAVE-J: Redefining High-Performance JPEG for the 8K Era

WAVE-J: Redefining High-Performance JPEG for the 8K Era
by Daniel Nenni on 08-03-2026 at 6:00 am
Categories: Chips&Media, IP

Wave J JPEC Codec Chips&Media

Chips&Media WAVE-J is a high-performance JPEG codec intellectual property core designed for advanced imaging systems that require very large image support, high throughput, flexible pixel formats, and integrated pre- and post-processing. It succeeds the CODAJ12V architecture while retaining compatibility with … Read More

Posted on

Industry’s First Certified Automotive Grade PUF for Software Defined Vehicles

Industry’s First Certified Automotive Grade PUF for Software Defined Vehicles
by Kalar Rajendiran on 07-30-2026 at 10:00 am
Categories: AI, Automotive, EDA, IP, Security, Synopsys

Automotive PUF Premium System Level Diagram

Software defined vehicles (SDVs) are transforming the automotive industry. Today’s vehicles are connected computing platforms that rely on advanced processors, artificial intelligence (AI), over the air (OTA) software updates, cloud services, and vehicle to everything (V2X) communications. Every electronic … Read More

Posted on

Quadric Extends Series C to $46 Million as Edge AI Demand Accelerates

Quadric Extends Series C to $46 Million as Edge AI Demand Accelerates
by Daniel Nenni on 07-28-2026 at 10:00 am
Categories: IP, Quadric

unnamed (10)

Quadric has extended its Series C financing to $46 million through a second close led by the International Finance Corporation, the private-sector investment arm of the World Bank Group. The transaction raises Quadric’s total capital secured to approximately $90 million and strengthens its ability to commercialize programmable… Read More

Posted on

Security by Design: Arteris Expands Its Partnership with Arm

Security by Design: Arteris Expands Its Partnership with Arm
by Daniel Nenni on 07-28-2026 at 6:00 am
Categories: Arm, Arteris, IP

Arm Arteris Cycuity Announcement 071026

Arteris has expanded its partnership with Arm to deploy Cycuity Radix hardware security assurance technology across additional next-generation Arm central processing unit (CPU) programs. The expansion follows five years of collaboration and successful use of Cycuity Radix on select Arm CPU designs, and it moves hardware… Read More

Posted on

How Fast Can a Performance Model Actually Be Built?

How Fast Can a Performance Model Actually Be Built?
by Admin on 07-26-2026 at 4:00 pm
Categories: IP, RISC-V, Semiconductor

SimplEx MicroCircuitSutra Performance Model 2026 07 20 Fig

By Thang Tran, CEO of Simplex Micro and Umesh Sisodia, CEO of CircuitSutra

Performance models have a reputation problem. They’re often treated as a long-lead, high-effort undertaking — something a design team commits to early and then waits on for months before it’s useful. The development of SimplEx Micro’s… Read More

Posted on

RISC-V Advantage in Accelerator Control Highlights System Verification Challenges

RISC-V Advantage in Accelerator Control Highlights System Verification Challenges
by Bernard Murphy on 07-22-2026 at 6:00 am
Categories: AI, Breker Verification Systems, EDA, RISC-V

Breker synthesis engine

When considering best-fit applications for RISC-V, the appeal of extending the instruction set and competitive pricing for storage and edge applications has been pretty clear. But I have always struggled to understand the appeal in head-on competition with Arm in premium applications such as servers and infrastructure systems.… Read More

Posted on

Silicon Creations at DAC 2026: Solutions for clocking, SerDes, and sensing in 2nm (and beyond)

Silicon Creations at DAC 2026: Solutions for clocking, SerDes, and sensing in 2nm (and beyond)
by Daniel Nenni on 07-21-2026 at 2:00 pm
Categories: IP, Silicon Creations

V2.jpg

Silicon Creations provides world-class IP for precision and general-purpose timing (PLLs and oscillators), high-performance multi-protocol, latency optimized and protocol-specific SerDes, high-speed I/Os, and accurate VT sensors. Applications include high-performance computing for AI, smart phones, wearables,… Read More