In the complex world of IC design, electrical verification has emerged as a critical yet often overlooked bottleneck. Aniah’s upcoming webinar on December 4, 2025, titled “Electrical Verification: The Invisible Bottleneck in IC Design,” sheds light on this issue, introducing their groundbreaking OneCheck® solution. … Read More
TSMC Kumamoto: Pioneering Japan's Semiconductor RevivalIn the lush landscapes of Kumamoto Prefecture, on…Read More
Memory Matters: The State of Embedded NVM (eNVM) 2025Make a difference and take this short survey.…Read More
5 Lessons the Semiconductor Industry Can Learn from GamingBy Kamal Khan The semiconductor world has always…Read More
A Compelling Differentiator in OEM Product DesignJennifer, an OEM hardware designer, is planning a…Read MoreHierarchically defining bump and pin regions overcomes 3D IC complexity
By Todd Burkholder and Per Viklund, Siemens EDA
The landscape of advanced IC packaging is rapidly evolving, driven by the imperative to support innovation on increasingly complex and high-capacity products. The broad industry trend toward heterogeneous integration of diverse die and chiplets into advanced semiconductor… Read More
CDC Verification for Safety-Critical Designs – What You Need to Know
Verification is always a top priority for any chip project. Re-spins result in lost time-to-market and significant cost overruns. Chip bugs that make it to the field present another level of lost revenue, lost brand confidence and potential costly litigation. If the design is part of the avionics or control for an aircraft, the… Read More
Ceva Unleashes Wi-Fi 7 Pulse: Awakening Instant AI Brains in IoT and Physical Robots
In the rapidly evolving landscape of connected devices, where artificial intelligence meets the physical world, Ceva has unveiled a groundbreaking solution: the Ceva-Waves Wi-Fi 7 1×1 client IP. Announced on October 21, 2025, this IP core is designed to supercharge AI-enabled IoT devices and pioneering physical AI systems,… Read More
Semidynamics Inferencing Tools: Revolutionizing AI Deployment on Cervell NPU
In the fast-paced world of AI development, bridging the gap from trained models to production-ready applications can feel like an eternity. Enter Semidynamics’ newly launched Inferencing Tools, a game-changing software suite designed to slash deployment times on the company’s Cervell RISC-V Neural Processing… Read More
Adding Expertise to GenAI: An Insightful Study on Fine-Tuning
I wrote earlier about how deep expertise, say for high-quality RTL design or verification, must be extracted from in-house know-how and datasets. In general, such methods start with one of many possible pre-trained models (GPT, Llama, Gemini, etc.). To this consultants or in-house teams add fine-tuning training, initially… Read More
EDA Has a Value Capture Problem — An Outsider’s View
By Liyue Yan (lyan1@bu.edu)
Fact 1: In the Computer History Museum, how many artifacts are about Electronic Design Automation (EDA)? Zero.
Fact 2: The average starting base salary for a software engineer at Netflix is $219K, and that number is $125K for Cadence; the starting base salary for a hardware engineer at Cadence is $119K… Read More
WEBINAR: How PCIe Multistream Architecture is Enabling AI Connectivity
In the race to power ever-larger AI models, raw compute is only half the battle. The real challenge lies in moving massive datasets between processors, accelerators, and memory at speeds that keep up with trillion-parameter workloads. Synopsys tackles this head-on with its webinar, How PCIe Multistream Architecture is Enabling… Read More
A Six-Minute Journey to Secure Chip Design with Caspia
Hardware-level chip security has become an important topic across the semiconductor ecosystem. Thanks to sophisticated AI-fueled attacks, the hardware root of trust and its firmware are now vulnerable. And unlike software security, an instantiated weakness cannot be patched. The implications of such vulnerabilities are… Read More
Lessons from the DeepChip Wars: What a Decade-old Debate Teaches Us About Tech Evolution
The competitive landscape of hardware-assisted verification (HAV) has evolved dramatically over the past decade. The strategic drivers that once defined the market have shifted in step with the rapidly changing dynamics of semiconductor design.
Design complexity has soared, with modern SoCs now integrating tens of billions… Read More



AI RTL Generation versus AI RTL Verification