            WP_Term Object
(
    [term_id] => 51
    [name] => RISC-V
    [slug] => risc-v
    [term_group] => 0
    [term_taxonomy_id] => 51
    [taxonomy] => category
    [description] => 
    [parent] => 178
    [count] => 50
    [filter] => raw
    [cat_ID] => 51
    [category_count] => 50
    [category_description] => 
    [cat_name] => RISC-V
    [category_nicename] => risc-v
    [category_parent] => 178
    [is_post] => 
)

800x100 software webinar banner April 30 2020

WP_Term Object
(
    [term_id] => 51
    [name] => RISC-V
    [slug] => risc-v
    [term_group] => 0
    [term_taxonomy_id] => 51
    [taxonomy] => category
    [description] => 
    [parent] => 178
    [count] => 50
    [filter] => raw
    [cat_ID] => 51
    [category_count] => 50
    [category_description] => 
    [cat_name] => RISC-V
    [category_nicename] => risc-v
    [category_parent] => 178
    [is_post] => 
)

August 12, 2020August 24, 2020

RISC-V SDKs, from IP Vendor or a Third Party?

RISC-V SDKs, from IP Vendor or a Third Party?
by Bernard Murphy on 08-12-2020 at 6:00 am
Categories: EDA, IP, Mentor, a Siemens Business, RISC-V

Like many of us, I’m a fan of open-source solutions. They provide common platforms for common product evolution, avoiding a lot of unnecessary wheel re-invention, over and over again. Linux, TensorFlow, Apache projects, etc., etc. More recently the theme moved into hardware with OpenCores and now the RISC-V ISA. All good stuff.… Read More

July 9, 2020August 10, 2020

Interface IP Category to Overtake CPU IP by 2025?

Interface IP Category to Overtake CPU IP by 2025?
by Eric Esteve on 07-09-2020 at 6:00 am
Categories: ARM, IP, IPnest, RISC-V, Semiconductor Services
1 Comment

The Interface Design IP market explodes, growing by 18% in 2019, with $870 million, when CPU IP category grew by 5% at $1,460 million. In fact, Interface IP market is forecasted to sustain high growth rate for the next five years, as calculated by IPnest in the “Interface IP Survey 2015-2019 & Forecast 2020-2024”, to reach $1,800… Read More

May 4, 2020July 6, 2020

Webinar: Build Your Next HBM2/2E Chip with SiFive

Webinar: Build Your Next HBM2/2E Chip with SiFive
by Mike Gianfagna on 05-04-2020 at 10:00 am
Categories: Events, IP, RISC-V, SiFive

I have been watching the trend for quite some time now that many advanced FinFET designs today are actually 2.5D systems in package. All of these 2.5D silicon interposer-based designs have high-bandwidth memory (HBM) stacks on board. Often there are multiple memory stacks in both 4-high and 8-high configurations. If you follow… Read More

April 10, 2020July 6, 2020

SiFive in a Virtual World Webinar Series 2020

SiFive in a Virtual World Webinar Series 2020
by Swamy Irrinki on 04-10-2020 at 6:00 pm
Categories: Events, IP, RISC-V, SiFive

Rapid Embedded Prototyping with SiFive Software

Introducing the SiFive Connect Webinar Series –A Platform Designed for Continued Engagement with the Global Hardware and Software Community Developing RISC-V Based Semiconductor Solutions

After hosting the SiFive Tech Symposiums in a record 52 cities in 2019, it became amply evident that the RISC-V revolution has reached… Read More

February 17, 2020July 6, 2020

The First SiFive Tech Symposiums of 2020 are Fast Approaching – We’ll be in San José, Costa Rica, and Mexico City This Month

The First SiFive Tech Symposiums of 2020 are Fast Approaching – We’ll be in San José, Costa Rica, and Mexico City This Month
by Swamy Irrinki on 02-17-2020 at 10:00 am
Categories: IP, RISC-V, SiFive

Central America and Mexico Tour SiFive SemiWiki

We’re confirming seats for our first two SiFive Tech Symposiums in 2020. The first will take place in San José, Costa Rica on February 25, and the second will be in Mexico City, Mexico, on February 28. Just like our 2019 symposiums, these events are designed to engage the global hardware community in the RISC-V ecosystem, and to further… Read More

November 14, 2019November 14, 2019

SiFive is Teaming with Many of the Most Prestigious Universities in South America to Engage Academia in the RISC-V Ecosystem!

SiFive is Teaming with Many of the Most Prestigious Universities in South America to Engage Academia in the RISC-V Ecosystem!
by Swamy Irrinki on 11-14-2019 at 2:00 pm
Categories: IP, RISC-V, SiFive

We’re confirming seats in São Paulo, Porto Alegre, Montevideo, Buenos Aires and Bucaramanga for the South American leg of our worldwide 2019 SiFive Tech Symposiums and Workshops. These five events will be focused heavily on academia, which is a key focus for SiFive. In fact, we are co-hosting these events with many of the most prestigious… Read More

October 30, 2019April 1, 2020

Arm Reveals Custom Instructions, Mbed Partner Governance

Arm Reveals Custom Instructions, Mbed Partner Governance
by Bernard Murphy on 10-30-2019 at 6:00 am
Categories: ARM, IoT, IP, RISC-V
1 Comment

At TechCon Arm announced two more advances against competitive threats, one arguably tactical and the other strategic, at least in this writer’s view. The tactical move was to add support for custom instructions, the ability to collapse multiple instructions into a single instruction through customer-added logic which hooks… Read More

October 17, 2019October 17, 2019

The SiFive Tech Symposiums are Heading To Portland and Seattle Next Week!

The SiFive Tech Symposiums are Heading To Portland and Seattle Next Week!
by Swamy Irrinki on 10-17-2019 at 2:00 pm
Categories: IP, RISC-V, SiFive

We’re confirming seats in Portland and Seattle for the Pacific Northwest leg of our worldwide 2019 SiFive Tech Symposiums. We are pleased to have Mentor, A Siemens Business as our co-host, and Lauterbach, a leader in microprocessor development tools, as our partner in both cities. The Portland symposium will take place Tuesday,… Read More

October 5, 2019October 12, 2019

SiFive Continues to Foster RISC-V in the Middle East With Tech Symposiums

SiFive Continues to Foster RISC-V in the Middle East With Tech Symposiums
by Swamy Irrinki on 10-05-2019 at 8:00 am
Categories: IP, RISC-V, SiFive

Workshops Coming to Istanbul, Amman, Cairo and Abu Dhabi

SiFive is continuing its tour through the Middle East with highly educational RISC-V Tech Symposiums and Workshops in the key locations of Istanbul, Amman and Cairo. These cities are some of the most technologically advanced in the region, and we are eager to collaborate… Read More

September 3, 2019September 17, 2019

SiFive to Host its Tech Symposium on RISC-V in Israel on September 5

SiFive to Host its Tech Symposium on RISC-V in Israel on September 5
by Swamy Irrinki on 09-03-2019 at 10:00 pm
Categories: IP, RISC-V, SiFive

There’s no question that the RISC-V ISA is revolutionizing the semiconductor ecosystem around the world. We see Israel as the epicenter of RISC-V based development and innovation in the Middle East. For the second year in a row, SiFive will be hosting its Tech Symposium on RISC-V in Israel to help foster the growth and momentum that’s… Read More

Instance

Array
(
    [node_name] => RISC-V
    [node_id] => Array
        (
            [0] => 2
        )

)

Nodes

Threads

Array ( [0] => tribe-events-list-widget-5 [1] => search-2 [2] => media_image-8 [3] => better_recent_comments-2 [4] => media_image-12 ) WP_Term Object ( [term_id] => 51 [name] => RISC-V [slug] => risc-v [term_group] => 0 [term_taxonomy_id] => 51 [taxonomy] => category [description] => [parent] => 178 [count] => 50 [filter] => raw [cat_ID] => 51 [category_count] => 50 [category_description] => [cat_name] => RISC-V [category_nicename] => risc-v [category_parent] => 178 [is_post] => )

Tribe__Events__List_Widget Instance: 5Array ( [title] => Upcoming Events [limit] => 5 [no_upcoming_events] => [featured_events_only] => [jsonld_enable] => 1 [rw_opt] => Array ( [widget_select] => 1 [pageid_281769] => 1 [pageid_281772] => 1 ) [display_widget_mobile] => 1 )

Array ( [title] => Upcoming Events [limit] => 5 [no_upcoming_events] => [featured_events_only] => [jsonld_enable] => 1 [rw_opt] => Array ( [widget_select] => 1 [pageid_281769] => 1 [pageid_281772] => 1 ) [display_widget_mobile] => 1 )

Upcoming Events

WP_Widget_Search Instance: 2Array ( [display_widget_title] => on [title] => Search Semiwiki [rw_opt] => Array ( [widget_select] => 1 [pageid_281769] => 1 [pageid_281772] => 1 ) [display_widget_mobile] => 1 [rw_opt_exclude] => Array ( ) )

Array ( [display_widget_title] => on [title] => Search Semiwiki [rw_opt] => Array ( [widget_select] => 1 [pageid_281769] => 1 [pageid_281772] => 1 ) [display_widget_mobile] => 1 [rw_opt_exclude] => Array ( ) )

WP_Widget_Media_Image Instance: 8Array ( [display_widget_title] => on [attachment_id] => 291446 [url] => https://semiwiki.com/wp-content/uploads/2020/10/YieldHUB-SemiWiki-Webinar-300x300.jpg [title] => [size] => medium [width] => 2560 [height] => 2560 [caption] => [alt] => YieldHUB SemiWiki Webinar [link_type] => custom [link_url] => https://attendee.gotowebinar.com/register/6445215525925579788?source=SemiWiki.com [image_classes] => [link_classes] => [link_rel] => [link_target_blank] => [image_title] => [display_widget_mobile] => [rw_opt] => Array ( [widget_select] => 1 [pageid_281769] => 1 [pageid_281772] => 1 ) )

Barn2\Plugin\Better_Recent_Comments\Widget Instance: 2Array ( [title] => Recent Article Comments [number] => 8 [avatar] => [date] => 1 [comment] => 1 [link] => 1 [display_widget_mobile] => 1 [rw_opt] => Array ( [widget_select] => 1 [pageid_281769] => 1 [pageid_281772] => 1 ) [rw_opt_exclude] => Array ( [pageid_274493] => 1 ) )

Array ( [title] => Recent Article Comments [number] => 8 [avatar] => [date] => 1 [comment] => 1 [link] => 1 [display_widget_mobile] => 1 [rw_opt] => Array ( [widget_select] => 1 [pageid_281769] => 1 [pageid_281772] => 1 ) [rw_opt_exclude] => Array ( [pageid_274493] => 1 ) )

WP_Widget_Media_Image Instance: 12Array ( [display_widget_title] => on [size] => full [width] => 400 [height] => 400 [caption] => [alt] => WIKI White Paper HDL Simulation Acceleration for Microchip FPGA Designs [link_type] => custom [link_url] => https://bit.ly/31zAnwy [image_classes] => [link_classes] => [link_rel] => [link_target_blank] => [image_title] => [attachment_id] => 292410 [url] => https://semiwiki.com/wp-content/uploads/2020/10/WIKI_White-Paper_HDL-Simulation-Acceleration-for-Microchip-FPGA-Designs.jpg [title] => [rw_opt] => Array ( [widget_select] => 1 [pageid_281769] => 1 [pageid_281772] => 1 ) [display_widget_mobile] => )

Array ( [0] => rpwe_widget-9 [1] => gtranslate-3 [2] => media_image-9 [3] => xfrp_widget-2 [4] => media_image-13 ) WP_Term Object ( [term_id] => 51 [name] => RISC-V [slug] => risc-v [term_group] => 0 [term_taxonomy_id] => 51 [taxonomy] => category [description] => [parent] => 178 [count] => 50 [filter] => raw [cat_ID] => 51 [category_count] => 50 [category_description] => [cat_name] => RISC-V [category_nicename] => risc-v [category_parent] => 178 [is_post] => )

Recent_Posts_Widget_Extended Instance: 9Array ( [title] => Trending Now [title_url] => [ignore_sticky] => 1 [exclude_current] => 1 [limit] => 5 [offset] => 10 [order] => DESC [orderby] => date [post_type] => Array ( [0] => post ) [post_status] => publish [cat] => Array ( ) [tag] => Array ( ) [taxonomy] => [excerpt] => [length] => 10 [date] => [date_relative] => [date_modified] => [readmore] => [readmore_text] => Read More [comment_count] => [thumb] => [thumb_height] => 55 [thumb_width] => 55 [thumb_default] => [thumb_align] => rpwe-alignleft [styles_default] => 1 [cssID] => [css_class] => [css] => .rpwe-block ul{ list-style: none !important; margin-left: 0 !important; padding-left: 0 !important; } .rpwe-block li{ border-bottom: 1px solid #eee; margin-bottom: 10px; padding-bottom: 10px; list-style-type: none; } .rpwe-block a{ display: inline !important; text-decoration: none; } .rpwe-block h3{ background: none !important; clear: none; margin-bottom: 0 !important; margin-top: 0 !important; font-weight: 400; font-size: 12px !important; line-height: 1.5em; } .rpwe-thumb{ border: 1px solid #eee !important; box-shadow: none !important; margin: 2px 10px 2px 0; padding: 3px !important; } .rpwe-summary{ font-size: 12px; } .rpwe-time{ color: #bbb; font-size: 11px; } .rpwe-comment{ color: #bbb; font-size: 11px; padding-left: 5px; } .rpwe-alignleft{ display: inline; float: left; } .rpwe-alignright{ display: inline; float: right; } .rpwe-aligncenter{ display: block; margin-left: auto; margin-right: auto; } .rpwe-clearfix:before, .rpwe-clearfix:after{ content: ""; display: table !important; } .rpwe-clearfix:after{ clear: both; } .rpwe-clearfix{ zoom: 1; } [before] => [after] => [rw_opt] => Array ( [widget_select] => 1 [pageid_281769] => 1 [pageid_281772] => 1 ) [display_widget_mobile] => )

GTranslateWidget Instance: 3Array ( [title] => Google Translate [rw_opt] => Array ( [pageid_281769] => 1 [pageid_281772] => 1 [widget_select] => 1 ) [display_widget_mobile] => )

WP_Widget_Media_Image Instance: 9Array ( [display_widget_title] => on [size] => full [width] => 400 [height] => 400 [caption] => [alt] => Semiwiki 400x400 [link_type] => custom [link_url] => https://www.agnisys.com/events/webinar-on-system-development-using-agnisys/ [image_classes] => [link_classes] => [link_rel] => [link_target_blank] => [image_title] => [attachment_id] => 292418 [url] => https://semiwiki.com/wp-content/uploads/2020/10/Semiwiki_400x400.jpg [title] => [display_widget_mobile] => [rw_opt] => Array ( [widget_select] => 1 [pageid_281769] => 1 [pageid_281772] => 1 ) )

XF2_Latest_Posts_Widget Instance: 2Array ( [title] => Recent Forum Threads [title_url] => [ignore_sticky] => 0 [exclude_current] => 0 [limit] => 10 [offset] => 0 [order] => [orderby] => ID [post_type] => Array ( [0] => post ) [post_status] => [cat] => Array ( ) [tag] => Array ( ) [taxonomy] => [excerpt] => [length] => 0 [date] => [date_relative] => [date_modified] => [readmore] => [readmore_text] => [comment_count] => [thumb] => [thumb_height] => 0 [thumb_width] => 0 [thumb_default] => [thumb_align] => [styles_default] => [cssID] => [css_class] => [css] => [before] => [after] => [display_widget_mobile] => 1 [rw_opt] => Array ( [widget_select] => 1 [pageid_281769] => 1 [pageid_281772] => 1 ) [sluglist] => ["jobs-dashboard"] [rw_opt_exclude] => Array ( [pageid_274493] => 1 ) )

Array ( [title] => Recent Forum Threads [title_url] => [ignore_sticky] => 0 [exclude_current] => 0 [limit] => 10 [offset] => 0 [order] => [orderby] => ID [post_type] => Array ( [0] => post ) [post_status] => [cat] => Array ( ) [tag] => Array ( ) [taxonomy] => [excerpt] => [length] => 0 [date] => [date_relative] => [date_modified] => [readmore] => [readmore_text] => [comment_count] => [thumb] => [thumb_height] => 0 [thumb_width] => 0 [thumb_default] => [thumb_align] => [styles_default] => [cssID] => [css_class] => [css] => [before] => [after] => [display_widget_mobile] => 1 [rw_opt] => Array ( [widget_select] => 1 [pageid_281769] => 1 [pageid_281772] => 1 ) [sluglist] => ["jobs-dashboard"] [rw_opt_exclude] => Array ( [pageid_274493] => 1 ) )

WP_Widget_Media_Image Instance: 13Array ( [display_widget_title] => on [size] => full [width] => 400 [height] => 400 [caption] => [alt] => Webinar 2 [link_type] => custom [link_url] => https://attendee.gotowebinar.com/register/9157755792430558219?source=SemiWiki [image_classes] => [link_classes] => [link_rel] => [link_target_blank] => [image_title] => [attachment_id] => 292409 [url] => https://semiwiki.com/wp-content/uploads/2020/10/Webinar-2.jpg [title] => [display_widget_mobile] => [rw_opt] => Array ( [widget_select] => 1 [pageid_281769] => 1 [pageid_281772] => 1 ) )

RISC-V SDKs, from IP Vendor or a Third Party?

Interface IP Category to Overtake CPU IP by 2025?

Webinar: Build Your Next HBM2/2E Chip with SiFive

SiFive in a Virtual World Webinar Series 2020

The First SiFive Tech Symposiums of 2020 are Fast Approaching – We’ll be in San José, Costa Rica, and Mexico City This Month

SiFive is Teaming with Many of the Most Prestigious Universities in South America to Engage Academia in the RISC-V Ecosystem!

Arm Reveals Custom Instructions, Mbed Partner Governance

The SiFive Tech Symposiums are Heading To Portland and Seattle Next Week!

SiFive Continues to Foster RISC-V in the Middle East With Tech Symposiums

SiFive to Host its Tech Symposium on RISC-V in Israel on September 5

Sponsor

Upcoming Events

Open Source Summit

Connecting Composite Forming Simulations...

Designing a LIDAR application with...

Interactive (Live Simulation) Debug...

DVCON Europe 2020

Search Semiwiki

Recent Article Comments

Flex Logix Brings AI to the Masses with InferX X1

Cache Coherence Everywhere may be Easier Than you Think

Cache Coherence Everywhere may be Easier Than you Think

Intel TSMC Update!

Flex Logix Brings AI to the Masses with InferX X1

CEO Interview: Andreas Kuehlmann of Tortuga Logic

TSMC Sets the Stage for a Great 2021!

Intel TSMC Update!

Recent RISC-V Press

RISC-V International Announces Agenda for the Third Annual RISC-V Summit

SiFive and Barcelona Supercomputing Center Advance Industry Adoption of RISC-V Vector Extension

Air Force Phase II SBIR Award Announcement for “High Temperature By Design (HTBD) Techniques for a Reliable, High Performance Microcontroller”

CODASIP AND METRICS DESIGN AUTOMATION ANNOUNCE THE INTEGRATION OF THE METRICS CLOUD SIMULATION PLATFORM IN CODASIP’S RISC-V SWERV CORE™

Strengthening the Internet of Things with a Secure RISC-V IoT Stack

The RISC-V opportunity for FPGA

IAR Systems launches support for the RISC-V P extension for Packed-SIMD instructions

IAR Systems and GigaDevice collaborate to bring powerful RISC-V solutions to the market

Efinix® Announces Availability of Three RISC-V® SoCs

The Importance of a Standardized Processor Trace