WP_Term Object
(
    [term_id] => 31
    [name] => GLOBALFOUNDRIES
    [slug] => globalfoundries
    [term_group] => 0
    [term_taxonomy_id] => 31
    [taxonomy] => category
    [description] => 
    [parent] => 158
    [count] => 232
    [filter] => raw
    [cat_ID] => 31
    [category_count] => 232
    [category_description] => 
    [cat_name] => GLOBALFOUNDRIES
    [category_nicename] => globalfoundries
    [category_parent] => 158
    [is_post] => 
)
            
GlobalFoundriesBanner
WP_Term Object
(
    [term_id] => 31
    [name] => GLOBALFOUNDRIES
    [slug] => globalfoundries
    [term_group] => 0
    [term_taxonomy_id] => 31
    [taxonomy] => category
    [description] => 
    [parent] => 158
    [count] => 232
    [filter] => raw
    [cat_ID] => 31
    [category_count] => 232
    [category_description] => 
    [cat_name] => GLOBALFOUNDRIES
    [category_nicename] => globalfoundries
    [category_parent] => 158
    [is_post] => 
)

Technology Optimization for Magnetoresistive RAM (STT-MRAM)

Technology Optimization for Magnetoresistive RAM (STT-MRAM)
by Tom Dillinger on 01-06-2021 at 6:00 am

profile simulations

Spin-transfer torque magnetoresistive RAM (STT-MRAM) has emerged from several foundries as a very attractive IP option.  An introduction to MRAM technology from GLOBALFOUNDRIES was provided in this earlier SemiWiki article. [1]

Briefly, STT-MRAM is a non-volatile storage option with the following attractive characteristics… Read More


3DIC Design, Implementation, and (especially) Test

3DIC Design, Implementation, and (especially) Test
by Tom Dillinger on 12-20-2020 at 8:00 am

IO cell

The introduction of direct die-to-die bonding technology into high volume production has the potential to substantially affect the evolution of the microelectronics industry.  The concerns relative to the “end of Moore’s Law”, the diminishing returns of continued (monolithic) CMOS process scaling, and the disruptive effect… Read More


Designing Smarter, not Smaller AI Chips with GLOBALFOUNDRIES

Designing Smarter, not Smaller AI Chips with GLOBALFOUNDRIES
by Mike Gianfagna on 11-02-2020 at 6:00 am

Designing Smarter not Smaller AI Chips with GLOBLFOUNDRIES

On October 20 at the Linley Fall Processor Conference, GLOBALFOUNDRIES made a compelling case for designing smarter, not smaller AI chips. The virtual conference was filled with presentations on the latest architectures and chips for all types of AI/ML applications. It was therefore a refreshing change of pace to hear the fab… Read More


The Most Interesting CEO in Semiconductors!

The Most Interesting CEO in Semiconductors!
by Daniel Nenni on 10-21-2020 at 6:00 am

GTC 2020 Lip Bu Tan

Hands down, without a doubt, the most interesting CEO in semiconductors is Lip-Bu Tan, founder of Walden Capitol and current CEO of Cadence Design Systems. If you want to talk about a man with a plan it’s Lip-Bu Tan.

Before we get into the fireside chat between Tom Caufield and Lip-Bu at the GTC 2020 Virtual event let’s do a quick biography:… Read More


GLOBALFOUNDRIES Goes Virtual with 2020 Global Technology Conference Series!

GLOBALFOUNDRIES Goes Virtual with 2020 Global Technology Conference Series!
by Daniel Nenni on 09-15-2020 at 10:00 am

GTC 400x400 1

GlobalFoundries is one of the more interesting semiconductor stories of this decade. They started as a spinout of the AMD fabs then acquired Chartered Semiconductor Manufacturing in 2009 and the IBM Microelectronics business in 2014.

Now that events are virtual it is a great time for my fellow semiconductor professionals to

Read More

Designing AI Accelerators with Innovative FinFET and FD-SOI Solutions

Designing AI Accelerators with Innovative FinFET and FD-SOI Solutions
by Daniel Nenni on 07-29-2020 at 10:00 am

Globalfoundries AI Webinar Hiren Majmudar

I had the pleasure of spending time with Hiren Majmudar in preparation for the upcoming AI Accelerators webinar. As far as webinars go this will be one of the better ones we have done. Hiren has deep experience in both semiconductors and EDA during his lengthy career at Intel and now with a pure play foundry. He is intelligent, personable,… Read More


Contact over Active Gate Process Requirements for 5G

Contact over Active Gate Process Requirements for 5G
by Tom Dillinger on 07-01-2020 at 6:00 am

frequency 5G

Summary
A recent process enhancement in advanced nodes is to support the fabrication of contacts directly on the active gate area of a device.  At the recent VLSI 2020 Symposium, the critical advantages of this capability were highlighted, specifically in the context of the behavior of RF CMOS devices needed for 5G designs.

IntroductionRead More


Embedded MRAM for High-Performance Applications

Embedded MRAM for High-Performance Applications
by Tom Dillinger on 06-21-2020 at 10:00 am

embedded memory requirements

Summary
A novel spin-transfer torque magnetoresistive memory (STT-MRAM) IP offering provides an attractive alternative for demanding high-performance embedded applications.

Introduction
There is a strong need for embedded non-volatile memory IP across a wide range of applications, as depicted in the figure below.

The… Read More


Webinar on eNVM Choices at 28nm and below by Globalfoundries

Webinar on eNVM Choices at 28nm and below by Globalfoundries
by Tom Simon on 03-31-2020 at 10:00 am

eFLASH Replacement MRAM

Embedded non-volatile memory (eNVM) plays an essential role in most systems and SoCs. eFLASH has found its way into a wide range of devices, including automotive, industrial, IoT and those in a mixture of other markets. NAND Flash has proven to be a workhorse in all of these areas. For instance, MCUs use them for code and data storage… Read More


GLOBALFOUNDRIES Sets a New Bar for Advanced Non-Volatile Memory Technology

GLOBALFOUNDRIES Sets a New Bar for Advanced Non-Volatile Memory Technology
by Mike Gianfagna on 03-02-2020 at 6:00 am

eNVM applications


Whether it’s the solid-state disk in your laptop, IoT/automotive hardware or  edge-based AI, embedded non-volatile memory (eNVM) is a critical building block for these and many other applications. The workhorse technology for this capability has typically been NOR flash (eFlash), but a problem looms as eFlash presents challenges… Read More