WP_Term Object
(
    [term_id] => 20898
    [name] => IC Mask Design
    [slug] => ic-mask-design
    [term_group] => 0
    [term_taxonomy_id] => 20898
    [taxonomy] => category
    [description] => 
    [parent] => 386
    [count] => 4
    [filter] => raw
    [cat_ID] => 20898
    [category_count] => 4
    [category_description] => 
    [cat_name] => IC Mask Design
    [category_nicename] => ic-mask-design
    [category_parent] => 386
    [is_post] => 
)
            
ic mask logo
WP_Term Object
(
    [term_id] => 20898
    [name] => IC Mask Design
    [slug] => ic-mask-design
    [term_group] => 0
    [term_taxonomy_id] => 20898
    [taxonomy] => category
    [description] => 
    [parent] => 386
    [count] => 4
    [filter] => raw
    [cat_ID] => 20898
    [category_count] => 4
    [category_description] => 
    [cat_name] => IC Mask Design
    [category_nicename] => ic-mask-design
    [category_parent] => 386
    [is_post] => 
)

Elevate Your Analog Layout Design to New Heights

Elevate Your Analog Layout Design to New Heights
by Daniel Payne on 08-27-2024 at 8:00 am

learning analog ic layout min

Analog IC layout is a demanding endeavor as it entails conforming to complex layout design rules, interpreting design intentions from the schematics and understanding arcane topics like transistor matching, noise tolerance, parasitics and latch up. These skills are often handed down from one generation to the next, one on … Read More


WEBINAR: Real time Parasitic Estimations using WSPs

WEBINAR: Real time Parasitic Estimations using WSPs
by Daniel Nenni on 10-17-2023 at 10:00 am

ICMask Parasitic Est. OCT Webinar

A major challenge in the field of layout design lies in the post-layout parasitic extraction process, which often introduces delays and the potential for significant modifications in the layout. This paper introduces a novel approach to address this challenge, providing real-time parasitic estimations using Width Spacing… Read More


WEBINAR: FinFET UltraPcell Methodology

WEBINAR: FinFET UltraPcell Methodology
by Daniel Nenni on 05-25-2023 at 6:00 am

ICMask PG Pcells JUNE Webinar

The custom physical implementation of circuit designs is a critical component of the integrated circuit (IC) process. Unfortunately, this step has been known to be one of the most time-consuming and prone to human error. Therefore, the need for a methodology that allows for faster, more accurate, and less error-prone work is … Read More


WEBINAR: PG Pcells- A Correct by Construction Power and Ground Distribution Strategy

WEBINAR: PG Pcells- A Correct by Construction Power and Ground Distribution Strategy
by Daniel Nenni on 03-13-2023 at 6:00 am

ICMask PG Pcells Webinar 2

Power and Ground design can be problematic to implement, especially in lower metals. Layout can end up being very crowded and result in a compromise between routing and power structure. Power grid can be time and labor intensive for implementation largely due to the fact that often signal routing is done first and Power Grid is added… Read More