CAST Compression IP Webinar 800x100 (2)

Buying DDRn Controller IP AND Memory Model to the same IP vendor gives real TTM advantage

Buying DDRn Controller IP AND Memory Model to the same IP vendor gives real TTM advantage
by Eric Esteve on 01-17-2013 at 10:52 am

We all know the concept of “one stop shop”, becoming popular in the Design IP market. The topic we will address today is NOT the “one stop shop”, even if it looks similar, but rather that we could call “consistent design flow”.

What does that means? Simply that, if your SoC design is integrating a DDRn (LPDDR2, DDR3 or even DDR4, let’s… Read More


Fixing Double-patterning Errors at 20nm

Fixing Double-patterning Errors at 20nm
by Paul McLellan on 01-16-2013 at 10:54 pm

David Avercrombie of Mentor won the award for the best tutorial at the 2012 TSMC OIP for his presentation, along with Peter Hsu of TSMC, on Finding and Fixing Double Patterning Errors in 20nm. The whole presentation along with the slides is now available online here. The first part of the presentation is an introduction to double … Read More


Mentor @ the TSMC Open Innovation Platform Forum

Mentor @ the TSMC Open Innovation Platform Forum
by glforte on 01-16-2013 at 6:16 pm

At TSMC’s Open Innovation Platform (OIP) Ecosystem Forum, Mentor made technical presentations on four different topics, two of them co-presented with TSMC and LSI Corporation. Those presentations are described below with links to downloadable pdf presentation files.

Finding and Fixing Double Patterning Errors in
Read More


A Brief History of Apache Design

A Brief History of Apache Design
by Daniel Nenni on 01-16-2013 at 3:00 pm

Apache Design Solutions was founded in 2001 by Andrew Yang and three researchers from HP Labs (Norman Chang, Shen Lin, Weize Xie). They realized that engineers striving to meet the goal of increased device miniaturization, as defined by Moore’s Law, would eventually hit stumbling blocks in their progress. The founding team believed… Read More


All Things Resistive

All Things Resistive
by Christie Marrian on 01-16-2013 at 5:03 am

A quick re-introduction of ReRAM-Forum.com which is dedicated to all things related to resistive RAM, broadly characterized as ReRAM (or RRAM) and CBRAM. The technology is seen as the ‘next generation’ non-volatile memory solution and is being developed by companies large and small for a variety of applications in storage, … Read More


Scandals Rock and Shock CES 2013!

Scandals Rock and Shock CES 2013!
by Daniel Nenni on 01-15-2013 at 7:00 pm

Like any other event, the Consumer Electronics Show in Las Vegas is not immune to unethical and inappropriate behavior. Unfortunately one of digital media’s finest got caught this year doing what most publications have done since the beginning of time. CNET bowed to pressure from above and changed the outcome of the annual… Read More


Is the RTL Design Flow Broken?

Is the RTL Design Flow Broken?
by Daniel Payne on 01-15-2013 at 11:02 am

I’ve taught Verilog classes and used logic synthesis tools for ASIC and FPGA designs, so was interested to hear about Oasys Design Systems. I attended their webinar at 9AM today, so I’ll share what I learned about their approach to logical and physical synthesis. This approach competes with tools like Design CompilerRead More


IP vendors enable SuperSpeed USB IP take off in 2012

IP vendors enable SuperSpeed USB IP take off in 2012
by Eric Esteve on 01-15-2013 at 5:09 am

SuperSpeed USB has been clearly ranked in the Interface protocols winner list, see this previous post. It could be interesting to dig into this IP market segment, determine in which applications USB 3.0 has been successfully deployed and who are the IP vendors serving this market, enabling SuperSpeed USB to take off.

SuperSpeed… Read More


Battling SoCs: QCOM vs NVDA vs Samsung

Battling SoCs: QCOM vs NVDA vs Samsung
by Daniel Nenni on 01-13-2013 at 7:00 pm

If I had to describe CES in one word it would be exhausting. There were 3,000+ vendors, 150,000+ people, lines for everything, but 100% pure excitement. Even my beautiful wife was intrigued by the technology that shapes our lives. The smart toaster was of great interest to her since she says I time my toast with the smoke alarm. The … Read More


ESD Check Methodology

ESD Check Methodology
by Paul McLellan on 01-11-2013 at 5:12 pm

In Pune at the start of the month, Norman Chang, Ting-Sheng Ku, Jai Pollayil of Apache/Ansys and NVIDIA presented and ESD check methodologywith Fast Full-chip Static and Macro-level Dynamic Solutions . ESD stands for Elecro-Static Discharge and is basically injecting very high static voltages (think how your hand gets charged… Read More