WP_Term Object
(
    [term_id] => 8
    [name] => Cliosoft
    [slug] => cliosoft
    [term_group] => 0
    [term_taxonomy_id] => 8
    [taxonomy] => category
    [description] => 
    [parent] => 157
    [count] => 114
    [filter] => raw
    [cat_ID] => 8
    [category_count] => 114
    [category_description] => 
    [cat_name] => Cliosoft
    [category_nicename] => cliosoft
    [category_parent] => 157
)
cliosoft 2021 
WP_Term Object
(
    [term_id] => 8
    [name] => Cliosoft
    [slug] => cliosoft
    [term_group] => 0
    [term_taxonomy_id] => 8
    [taxonomy] => category
    [description] => 
    [parent] => 157
    [count] => 114
    [filter] => raw
    [cat_ID] => 8
    [category_count] => 114
    [category_description] => 
    [cat_name] => Cliosoft
    [category_nicename] => cliosoft
    [category_parent] => 157
)
Cliosoft
Posted on by Daniel Payne

Transistor Level IC Design?

Transistor Level IC Design?
by Daniel Payne on 08-26-2011 at 1:23 pm
Categories: Cliosoft, EDA

If you are doing transistor-level IC design then you’ve probably come up against questions like:

  • What Changed in this schematic sheet?
  • How did my IC layout change since last week?

In the old days we would hold up the old and new versions of the schematics or IC layout and try to eye-ball what had changed. Now we have an automated tool that does this comparison for us and it’s called Visual Design Diff or VDD from ClioSoft.

Transistor Level IC Design

If you’d like to win an iPad 2 then go and play their game to spot the differences.

Also Read

How Tektronix uses Hardware Configuration Management tools in an IC flow

Richard Goering does Q&A with ClioSoft CEO

Hardware Configuration Management at DAC

Share this post via:

Comments

There are no comments yet.

You must register or log in to view/post comments.