Register For This Web Seminar Online - Oct 15, 2020 8:00 AM - 9:00 AM US/Pacific Register Overview Whether you are designing an ASIC or FPGA, it is often beneficial to use as many non-resettable registers or flip flops as possible: such elements are often significantly smaller than their fully-resettable counterparts, consume less power, and …
Abstract: Together with Aldec, PLDA and Avery Design Systems, we will present and demo our newest PCIe 5.0 IP + VIP UVM simulation and debugging environment. PLDA’s PCIE 5.0 XpressRich includes internal datapath automatic scaling, configurable pipelining, Rx stream mode for custom credit management, L1 PM substates, dynamically adjustable application clock frequency and clock/power gating. …
Continue reading "High-Performance PCIe 5.0 IP + VIP UVM Verification Environment (US)"
October 16, 2020 3 PM IST Venue: Online Miniaturisation and system scaling is pushing the conventional electronic system toward energy efficiency. While system scaling is bringing enriched functionality, there are fundamental limitations to an electronic system. Heterogeneous integrating electronic and photonic designs is the best way to realize a functional and scalable system as systems …
Continue reading "Photonic Integrated Circuits for Next-Generation Connectivity and Sensing"
October 16, 2020 - Virtual Event REGISTER NOW ACCELERATING THE DIGITAL FUTURE INNOVATING & COLLABORATING TOGETHER On behalf of our CEO Dr. Tom Caulfield and the rest of our GF team, we are excited to invite you to GTC 2020 EMEA, GF’s first 100% virtual event for Europe. The world has changed dramatically in …
October 20, 2020 11 AM EDT / 3 PM GMT Venue: Online Generative design and topology optimization are areas of tremendous interest in product engineering but differentiating between the two areas can create confusion. Ansys Discovery combines the two concepts and removes traditional design process complications, enabling engineers to explore and iterate multiple CAD-ready solutions. …
Continue reading "7 Tips in 17 Minutes: Exploring Topology Optimization"
Register For This Web Seminar Online - Oct 20, 2020 14:00 - 15:00 Europe/London Register Overview In this presentation learn how a highly efficient approach for software partitioning and functionality assignment plays a vital role for delivering a rich solution – where, design constraints for functional safety of complex automotive E/E systems can be met. …
Continue reading "Architecting for Functional Safety Compliance"
October 20, 2020 - 9:00AM - 3:15PM (PST) Silvaco is pleased to invite you join its annual SURGE Users’ event, taking place virtually, on October 20, 2020. SURGE brings the TCAD, EDA, and IP communities together to discuss new technologies, share users’ experiences, and discover innovative techniques for advanced semiconductor design. This year we have …
Oct 20-21 Americas, EMEA | Oct 21-22 APAC REGISTER NOW Join a global audience of developers, designers, and decision makers advancing the world of embedded systems applications at NXP's first fully virtual training event: NXP Connects. This 100% digital conference gives you access to more expertise and insight from industry leaders and NXP experts than …
About Webinar ---------------- Chip manufacturers that are developing leading-edge products for applications such as high-performance computing and AI, are moving their production to the most advanced technology nodes in order to get the best power-performance properties. Security becomes increasingly important on such chips for protecting integrity of the chip, protecting software running on it and …
Continue reading "Securing keys in leading-edge chips with Physical Unclonable Functions"
October 21, 2020 11:30 AM IST Venue: Online Design optimization has become an imperative ritual among numerous industries to achieve optimum product performance and reduce costs, thereby achieving smarter designs in less time. Among the various optimization technologies (e.g. parametric, free form etc.), topology optimization plays a vital role during the concept selection phase of …
Continue reading "Topology Optimization using Ansys Mechanical"
A Digital Experience - October 21 Overview CadenceCONNECT will introduce you to optimized design methodologies for electronics system applications. The event brings together Cadence technology users, developers, and industry experts for networking, sharing best practices on critical design and verification issues and discovering new techniques for designing advanced silicon, SoCs, and systems. Keynotes CadenceCONNECT is …
Register For This Web Seminar Online - Oct 21, 2020 11:00 AM - 12:00 PM America/Sao_Paulo Convert to Local Time Register Overview Ensure that quality and efficiency are integrated into the manufacturing process and implemented proactively and systematically. You will learn how to successfully implement your strategy for the complete digitization of production operations. Understand …
Continue reading "Smart Manufacturing for Electronics Webinar – Brazil – Session #2"
21 October 2020 @ 11:00 am-12:00 pm This free to attend automotive cybersecurity webinar hosted by the Institute of Engineering and Technology (IET) features a presentation by Aileen Ryan, Senior Director of Portfolio Strategy at Mentor, a Siemens business. Aileen will present alongside David Evans, Connected Vehicle Lead at Applus IDIADA, and Paul Wooderson, …
