Scalable NoC, SoC and associated Testbench generation using Defacto STAR

As part of the Mont Blanc 2020, European scalable, modular and power efficient HPC processor, ATOS designs and implements a NoC which includes NoC Xpoints, Protocol agents and system cache. Our Network on Chip (NoC) is based on basic Xpoint modules which are connected to each other to make a scalable NoC. Each Xpoint module …

WEBINAR: 5G TECHNOLOGY WITH AWR SOFTWARE-A CUSTOMER PERSPECTIVE

Learn how you can use the Cadence® AWR Design Environment® platform to create 5G technology. Gain an understanding of how AWR® software can be used to design state-of-the-art circuitry, develop phased array antenna systems, create communication link systems, and more. The webinar is segmented into different aspects of 5G design: Amplifier design – Mobile and baseband 5G applications …

Webinar: Modelling Complex System Signal Path – for Signal Integrity

Overview  Highly complex structures found in Rigid-flex PCBs, stacked-die IC packages, connectors and cables must be modeled accurately in 3D for structure optimization and high-speed signaling compliance. High-speed signaling, such as in 112G SerDes interfaces, relies on high-fidelity interconnect design. Any slight change in impedance can negatively impact bit error rate, so optimization entails extensive …

Simulation-Based Digital Twins for Monitoring and Optimizing Industrial Assets in Energy Industry

May 28, 2020 11 AM (EDT) / 3 PM (GMT) Venue: Online Businesses have always tried to capitalize on the value of predictive maintenance, but lacking the ability to see inside their working product systems — and to analyze the real physical effects of vibration, wear and other stresses — companies have tended to hedge …

High Fidelity Hex Mesh Generation for Non-Trivial Geometries

May 28, 2020 11:30 AM (IST) Venue: Online In this webinar, we will explore how the interactive geometry and mesh generation capabilities of Ansys SpaceClaim meshing help to generate structured hexahedral mesh for non-trivial geometries. With its seamless connectivity to Ansys Mechanical and Ansys Fluent, you can reduce the turnaround time for simulations considerably. Hex …

Testing vs Analysis

Description This webinar will review the available techniques, pros and cons, and ways to mix the best of both worlds to come to a solid engineering decision in the least time and cost. SimuTech has over 30 years of experience in both finite element analysis (FEA) and experimental testing, and in many cases using both …

Webinar: What’s New in AWR Design Environment V15

Overview What's New in AWR Design Environment V15 Cadence recently launched the AWR Design Environment® V15 version, which includes AWR® Microwave Office, AWR Visual System Simulator ™ (VSS), and AWR AXIEM® and Analyst ™ electromagnetic (EM) simulators. This new version expands the Cadence software product portfolio and improves the RF/microwave design solution, which can be used for …

Protocol Verification with Questa VIP / Coverage Closure with Questa inFact

Register For This Web Seminar Online - May 28, 2020 4:00 PM - 5:00 PM Europe/London Register Online - May 28, 2020 4:00 PM - 5:00 PM US/Pacific Register This is the third of a 5-part series on “What’s New in Functional Verification from Mentor.” Each session will be presented twice at the times shown above consisting of two …

Ansys Motion for Multibody Dynamics

May 29, 2020 11:30 AM (IST) Venue: Online Ansys Motion is a dedicated multibody dynamics (MBD) tool with a robust contact algorithm and tightly integrated rigid and flexible solver. It is adept at handling large degree-of-freedom systems, providing a reliable and fast solution. Additionally, Ansys Motion has specialized toolkits prepared for easy pre- and post-processing …

CASPA 2020 Spring Online Workshop: Semiconductor Investment and Technology Trends under COVID-19 Pandemic

About this Event Event: CASPA Spring Online Workshop (华美半导体协会春季线上讲座) Topic: Semiconductor Investment and Technology Trends under COVID-19 Pandemic Venue: Online (this event will be broadcast to you through Cisco Webex Conference) Date and time: US Pacific time: 5/30/2020, 5:00PM to 7:40PM China Beijing Time: 5/31/2020, 8:00AM to 10:40AM Agenda: US Pacific Time Topics 5:00PM – …

CHIPKIT: 2nd Tutorial on Agile Research Test Chips @ISCA’20

Paul Whatmough (Arm Research/Harvard), Marco Donato (Harvard), Glenn Ko (Harvard), Sae-Kyu Lee (IBM Research), David Brooks (Harvard), and Gu-Yeon Wei (Harvard) Updates CHIPKIT @ISCA’20 31st May 2020, 10am-1pm EDT - Live Q&A session. Pre-recorded videos available during the conference via the Whova app. Register for tutorial Overview Research test chips are the ultimate experiment to demonstrate the true value of novel computer architecture innovations. They are …

Webinar: Investigating and Improving Clock Delays

Overview As typical system-on-chip designs grow larger and move to the latest FinFET process nodes, clocking constraints become ever more complex. The Cadence® Innovus™ Implementation System’s CCOpt™ useful skew optimization engine is a powerful tool to close the timing on the latest high-speed designs. Understanding and managing insertion delay is an important part of clock …