* Company email is required* Register management tools have been used mostly in a bottom-up approach. There are some documents and/or spreadsheets created by the System Architects that are delivered to the design and verification teams. They then start capturing the HW/SW interface of the peripheral IPs in their in-house or commercial register management tool …
Continue reading "Webinar: Code Review for System Architects"
*Company email required for registration* If you are designing chips for high-performance computing (HPC) and data center applications, bandwidth is, of course, a key consideration. However, as data centers get bigger and the required compute power increases, keeping power consumption to a minimum becomes a priority. In addition to power, latency is another key concern …
Continue reading "Webinar: PCIe/CXL Latency and Power Considerations for HPC SoCs"
*Company email required for registration* Register Transfer Level (RTL) power analysis, performed early in the design cycle, is a key component of end-to-end methodology to maximize energy efficiency. Such analysis has become a critical requirement for many IC designs today and in the future. Although RTL power analysis technology has been available to designers for …
Continue reading "Webinar: Achieving Consistent RTL Power Analysis Accuracy"
*Work email is required for registration* Advanced semiconductor nanometer technology nodes, together with smart IC design applications enable today very complex and powerful systems for communication, automotive, data transmission, AI, IoT, medical, industry, energy harvesting, and many more. However, more aggressive time-to-market and higher performance requirements force IC designers to look for advanced and seamless …
*Work Email Required for Registration* In today's competitive landscape for IoT, edge, and cloud solutions, User Experience (UX) design has become more crucial than ever in achieving customer and business goals. During this live webinar, we will explore how UX design affects everything from sales, customer retention, time-to-market, to internal support and development costs. We'll …
Continue reading "Webinar: The ROI of User Experience Design: Increase Sales and Minimize Costs"
*Company Email is Required for Registration* This webinar explores front-end automation advances that encompass an innovative register information management system to capture hardware functionality and addressable register map in a single "executable" specification. Appropriate Audience: ● Architects/RTL Designers ● Verification Engineers ● Pre-Silicon Validation Teams ● Post-Silicon Lab Bring-up Team Members ● Technical Writers ● …
ABSTRACT: Formal verification constructs a mathematical proof to verify a design-under-test (DUT) against a requirement. The requirement itself can be expressed in multiple ways. Traditionally, formal methods have required PhDs in Mathematics and CS. However, modern-day deployment of formal methods can be done with ease if supported by great methodology. At Axiomise, we have been …
Continue reading "Webinar: The Power of Formal Verification: From flops to billion-gate designs"
* Company Email is Required for this Webinar * Andes Custom Extensions (ACE) is a enables designers to add custom extensions to the standard RISC-V ISA to accelerate compute bound algorithm operations. A FIR filter with 128 taps in C code consumes 1600 RISC V CPU cycles. A custom extension can cut this function to …
*Work email is required. We need to know who we are presenting to* PCI Express® (PCIe®) technology has been the standard interconnect inside computers providing high bandwidth and low latency to meet customer demand, continuously evolving , keeping pace, and driving future innovation with PCIe 6.0. To ensure seamless operation & robust system interoperability, complex …
Cyber security, data privacy, AI, boot storage, IoT, mission critical data and autonomous driving, ‘one size fits all’ is not the solution This webinar delves into the important process of designing/ selecting the optimal storage module to suit specific use cases. All too often, companies invest in the wrong solutions without consideration for the end …
* Company Email Required for Registration! Advanced semiconductor nanometer technology nodes, together with smart IC design applications enable today very complex and powerful systems for communication, automotive, data transmission, AI, IoT, medical, industry, energy harvesting, and many more. Random variation in the manufacturing process is a challenge for all full custom circuit designers, because their …
Continue reading "Webinar: Fast and Accurate High-Sigma Analysis with Worst-Case Points"
*Please use your work email so we know who the audience is* Various IP blocks within an SoC are often required to work in different clock domains in order to satisfy the power constraints. Clock domain crossing (CDC) challenges faced by design engineers include: - Speed and power requirements lead to designs with multiple asynchronous …
(Work email required for verified registration) During a project, subsystem and full-chip integration plays a crucial role. Integration can be particularly challenging on large SoCs with distributed teams due to complexity of the integration process, multi-site infrastructure issues, as well as the need to collaborate across multiple time zones. Often, integrators must integrate design blocks …
Continue reading "Webinar: Automating the Integration Workflow with IP Centric Design"
