Register For This Web Seminar Online - Oct 14, 2020 7:00 AM - 8:00 AM US/Pacific Register Online - Oct 14, 2020 11:00 AM - 12:00 PM US/Pacific Register Overview Multicore embedded systems are becoming very common. From the software perspective, such designs present many challenges. These include, but are not limited to: choosing the …
Continue reading "Talking Multicore – Your Questions Answered"
Register For This Web Seminar Online - Oct 14, 2020 11:00 AM - 12:00 PM America/Sao_Paulo Register Overview Digitalize manufacturing to transform the parts manufacturing and assembly process into products your customers need. Use digital manufacturing process planning to gain a competitive advantage. Create comprehensive process plans that connect products, processes, resources, and assets to …
Continue reading "Smart Manufacturing for Electronics Webinar – Brazil – Session #1"
Oct 14 @ 10:00 am – 12:00 pm Please note: In the Pacific time zone, the event runs from 10:00 AM to 12:00 PM. The event time in the Sao Paulo, Brazil time zone, runs from 14h00 – 16h00. 10:00 – 10:05 am: Welcome 10:00 – 10:50 am: Presentation of Current Brazilian Status in Relation to Microelectronics Brazilian Microelectronics Ecosystem …
Continue reading "Silvaco and CTI Brazil Technical Seminar @ Virtual Online"
October 15, 2020 11 AM EDT / 4 PM BST / 8:30 PM IST Venue: Online Increased simulation usage presents unique challenges. The wide variety of tools leveraged coupled with the considerable volume of data being distributed introduces process challenges such as collaboration, visibility and traceability. Additionally, it creates business issues like governance, productivity, reuse …
Continue reading "Introduction to Ansys Minerva, Powered by Aras"
Event Details Date: October 15, 2020 11:00 am – 12:00 pm Data Centers are rapidly evolving in response to significant tidal forces: the exponential growth in data traffic, the rise of new workloads with AI/ML being one of the foremost, and the distribution of computing to the edge of the network for low latency, real-time applications. These changes …
Continue reading "[Live Webinar] Security Solutions for an Evolving Data Center"
Register For This Web Seminar Online - Oct 15, 2020 8:00 AM - 9:00 AM US/Pacific Register Overview Whether you are designing an ASIC or FPGA, it is often beneficial to use as many non-resettable registers or flip flops as possible: such elements are often significantly smaller than their fully-resettable counterparts, consume less power, and …
Abstract: Together with Aldec, PLDA and Avery Design Systems, we will present and demo our newest PCIe 5.0 IP + VIP UVM simulation and debugging environment. PLDA’s PCIE 5.0 XpressRich includes internal datapath automatic scaling, configurable pipelining, Rx stream mode for custom credit management, L1 PM substates, dynamically adjustable application clock frequency and clock/power gating. …
Continue reading "High-Performance PCIe 5.0 IP + VIP UVM Verification Environment (US)"
October 16, 2020 3 PM IST Venue: Online Miniaturisation and system scaling is pushing the conventional electronic system toward energy efficiency. While system scaling is bringing enriched functionality, there are fundamental limitations to an electronic system. Heterogeneous integrating electronic and photonic designs is the best way to realize a functional and scalable system as systems …
Continue reading "Photonic Integrated Circuits for Next-Generation Connectivity and Sensing"
October 16, 2020 - Virtual Event REGISTER NOW ACCELERATING THE DIGITAL FUTURE INNOVATING & COLLABORATING TOGETHER On behalf of our CEO Dr. Tom Caulfield and the rest of our GF team, we are excited to invite you to GTC 2020 EMEA, GF’s first 100% virtual event for Europe. The world has changed dramatically in …
October 20, 2020 11 AM EDT / 3 PM GMT Venue: Online Generative design and topology optimization are areas of tremendous interest in product engineering but differentiating between the two areas can create confusion. Ansys Discovery combines the two concepts and removes traditional design process complications, enabling engineers to explore and iterate multiple CAD-ready solutions. …
Continue reading "7 Tips in 17 Minutes: Exploring Topology Optimization"
Register For This Web Seminar Online - Oct 20, 2020 14:00 - 15:00 Europe/London Register Overview In this presentation learn how a highly efficient approach for software partitioning and functionality assignment plays a vital role for delivering a rich solution – where, design constraints for functional safety of complex automotive E/E systems can be met. …
Continue reading "Architecting for Functional Safety Compliance"
October 20, 2020 - 9:00AM - 3:15PM (PST) Silvaco is pleased to invite you join its annual SURGE Users’ event, taking place virtually, on October 20, 2020. SURGE brings the TCAD, EDA, and IP communities together to discuss new technologies, share users’ experiences, and discover innovative techniques for advanced semiconductor design. This year we have …
About Webinar ---------------- Chip manufacturers that are developing leading-edge products for applications such as high-performance computing and AI, are moving their production to the most advanced technology nodes in order to get the best power-performance properties. Security becomes increasingly important on such chips for protecting integrity of the chip, protecting software running on it and …
Continue reading "Securing keys in leading-edge chips with Physical Unclonable Functions"
