Whether it is fully autonomous driving, or wrinkle-free fabric, or ambient energy harvesting for powering electronic devices, each industry is chasing after its respective ultimate goal. For the semiconductor design industry, its goal is the capability to generate complete chip or IP in executable format from a high-level… Read More




Interface IP in 2021: $1.3B, 22% growth and $3B in 2026
If you want to remember the key points for Interface IP in 2021, just consider $1.3B, 22%, $3B. Interface IP category has generated $1 billion 300 million in 2021, or 22.7% year to year growth, thanks to high runner protocols PCIe, DDR memory controller and Ethernet/SerDes. Even more impressive is the forecast, as IPnest predict… Read More
ASML- US Seeks to Halt DUV China Sales
-If you can’t beat them, embargo them
-It has been reported US wants ASML to halt China DUV tools
-US obviously wants to kill, not just wound China chip biz
-Is this embargo the alternative to failed CHIPS act?
-Hard to say “do as I say, not as I do”- but US does anyway
First EUV ban now DUV ban? Are process & yield… Read More
Podcast EP93: The Unique Role of EMD Electronics to Enable Technology Advances Across Our Industry
Dan is joined by Dr. Jacob Woodruff, Head of Technology Scouting and Partnerships with EMD Electronics, where he works to find and advance external early stage and disruptive technologies in the semiconductor and display materials space. Dr. Woodruff is an experienced technologist, having managed global R&D groups developing… Read More
CEO Interview: Barry Paterson of Agile Analog
Barry Paterson is the CEO of UK-based analog IP pioneer, Agile Analog. He has held senior leadership, engineering and product management roles at Dialog Semiconductor and Wolfson Microelectronics. He has been involved in the development of custom, mixed-signal silicon solutions for many of the leading mobile and consumer … Read More
Altair at #59DAC with the Concept Engineering Acquisition
The Design Automation Conference has been the pinnacle for semiconductor design for almost 60 years. This year will be my 38th DAC and I can’t wait to see everyone again. One of the companies I will be spending time with this year is Altair.
Last month Altair acquired our friends at Concept Engineering, the leading provider… Read More
CXL Verification. A Siemens EDA Perspective
Amid the alphabet soup of inter-die/chip coherent access protocols, CXL is gaining a lot of traction. Originally proposed by Intel for cross-board and cross-backplane connectivity to accelerators of various types (GPU, AI, warm storage, etc.), a who’s who of systems and chip companies now sits on the board, joined by an equally… Read More
What Quantum Means for Electronic Design Automation
In 1982, Richard Feynman, a theoretical physicist and Nobel Prize winner, proposed the initial quantum computer; Feynman’s quantum computer would have the capacity to facilitate traditional algorithms and quantum circuits with the goal of simulating quantum behavior as it would have occurred in nature. The systems Feynman… Read More
Multi-FPGA Prototyping Software – Never Enough of a Good Thing
Building a multi-FPGA prototype for SoC verification is complex with many interdependent parts – and is “always on a clock”. The best multi-FPGA prototype implementation is worthless if its not up and running early in the SoC design cycle, where it offers the highest verification ROI terms of minimizing the cost of bug fixes … Read More
Accellera Update: CDC, Safety and AMS
I recently had an update from Lu Dai, Chairman of Accellera, also Sr. Director of Engineering at Qualcomm. He’s always a pleasure to talk to, in this instance giving me a capsule summary of status in 3 areas that interested me: CDC, Functional Safety and AMS. I will start with CDC, a new proposed working group in Accellera. To manage… Read More
Weebit Nano Moves into the Mainstream with Customer Adoption