Webinar Overview With recent advances in packaging technology it is possible to connect multiple dies on a single package. OpenFive’s D2D Controller provides end to end connection from one die …
Continue reading "WEBINAR: Protocol Agnostic Die-to-Die Connectivity for Chiplets and HPC"
Abstract: Hardware assisted verification became much more affordable due to the availability of high capacity FPGAs such as Xilinx Virtex UltraScale US440 and their adoption for emulation verification environments. One …
Continue reading "How to Build PCIe Speed Adapters for In-Circuit SoC Emulation"
Date/Time: October 23, 2020 10:00am - 2:00pm PDT Overview Cadence Is Joining the Virtual Clastech 2020! Clastech is a technical symposium held yearly highlighting recent developments in RF and microwave technologies as a …
Held online October 23, 2020 (Friday) CadenceLIVE 2020 is Going Digital! CadenceLIVE (formerly CDNLive) helps technology users, developers, and industry experts gather and share ideas and best practices to inspire …
Open Source Summit connects the open source ecosystem under one roof. It’s a unique environment for cross-collaboration between developers, sysadmins, devops, architects and others who are driving technology forward.
October 26, 2020 2:00 PM (GMT) / 3:00 PM (CET) Venue: Online Does EMI keep you awake at night? Leading companies are reducing EMI/EMC test cycles by leveraging simulation technologies. …
Continue reading "New, Powerful Ansys Electromagnetic Capabilities for EMI/EMC Simulations"
October 27, 2020 11 AM EDT / 3 PM BST / 8:30 PM IST Venue: Online Composite press form manufacturing processes influence the composite material characteristics, which lead to differing …
Register For This Web Seminar Online - Oct 27, 2020 8:00 AM - 9:00 AM US/Pacific Convert to Local Time Register Online - Oct 27, 2020 5:00 PM - 6:00 …
Continue reading "Designing a LIDAR application with Mentor/Optiwave using the HHI PDK"
Register For This Web Seminar Online - Oct 27, 2020 8:00 AM - 9:00 AM US/Pacific Convert to Local Time Register Overview Need to quickly understand what is going on …
Sponsored by Accellera Systems Initiative, DVCon Europe brings chip architects, design and verification engineers, and IP integrators the latest methodologies, techniques, applications and demonstrations for the practical use of EDA solutions for electronic design.
Event Details Date: October 28, 2020 Join us on October 28th at Samsung SAFE. Frank Ferro will be giving a talk titled “HBM2E Memory Advances AI/ML Training Performance.” Speaker: Frank Ferro Title: HBM2E …
Continue reading "Samsung SAFE – “HBM2E Memory Advances AI/ML Training Performance”"
Advanced CMOS Technology 2020 - Oct. 28, 29, 30 The central theme of this seminar is an in-depth presentation of the key 7/5 nm node technical issues for Logic and …
