Register For This Web Seminar Online - Oct 13, 2020 8:00 AM - 9:00 AM US/Pacific Register Overview The 2019 global semiconductor market was valued at $385.4 billion after experiencing a 15% decline due to a 32% drop in the memory IC market, which is expected to recover in 2021. The IC/ASIC portion of the …
Continue reading "2020 Wilson Research Group Verification Survey Results"
October 14, 2020 Virtual Experience Register Now A Must-Attend Event HPC, 5G, mobile, automotive, AI: these are the technology segments that are bringing new design challenges to ASIC and SoC designers. For the past two years, Synopsys has been hard at work delivering a continuous stream of innovative products with future-proof technologies to address ultra-low …
October 14, 2020 11:00 AM (EDT) Venue: Online The reliable prediction of laminar-turbulent transition is one of the key physics challenges in the simulation and design of aeronautical components and systems. Transition can have a substantial effect on overall performance and safety margins of airplanes. Historically, transition prediction was based on solving stability equations, which …
Continue reading "Predicting Laminar-Turbulent Transition with Low-Cost Methods"
Overview Static low-power verification enables engineers to verify and debug multimillion-gate designs optimized for low power, without complex and time-consuming simulations. However, understanding these IEEE 1801 violations and diagnosing the root cause can become challenging without a user-friendly debug infrastructure. Cadence® Conformal® Low Power has an intuitive debug infrastructure that enables fast and accurate static …
Continue reading "Debugging in Conformal Low Power: GUI and Non-GUI Approach"
Register For This Web Seminar Online - Oct 14, 2020 7:00 AM - 8:00 AM US/Pacific Register Online - Oct 14, 2020 11:00 AM - 12:00 PM US/Pacific Register Overview Multicore embedded systems are becoming very common. From the software perspective, such designs present many challenges. These include, but are not limited to: choosing the …
Continue reading "Talking Multicore – Your Questions Answered"
Register For This Web Seminar Online - Oct 14, 2020 11:00 AM - 12:00 PM America/Sao_Paulo Register Overview Digitalize manufacturing to transform the parts manufacturing and assembly process into products your customers need. Use digital manufacturing process planning to gain a competitive advantage. Create comprehensive process plans that connect products, processes, resources, and assets to …
Continue reading "Smart Manufacturing for Electronics Webinar – Brazil – Session #1"
Oct 14 @ 10:00 am – 12:00 pm Please note: In the Pacific time zone, the event runs from 10:00 AM to 12:00 PM. The event time in the Sao Paulo, Brazil time zone, runs from 14h00 – 16h00. 10:00 – 10:05 am: Welcome 10:00 – 10:50 am: Presentation of Current Brazilian Status in Relation to Microelectronics Brazilian Microelectronics Ecosystem …
Continue reading "Silvaco and CTI Brazil Technical Seminar @ Virtual Online"
October 15, 2020 11 AM EDT / 4 PM BST / 8:30 PM IST Venue: Online Increased simulation usage presents unique challenges. The wide variety of tools leveraged coupled with the considerable volume of data being distributed introduces process challenges such as collaboration, visibility and traceability. Additionally, it creates business issues like governance, productivity, reuse …
Continue reading "Introduction to Ansys Minerva, Powered by Aras"
Event Details Date: October 15, 2020 11:00 am – 12:00 pm Data Centers are rapidly evolving in response to significant tidal forces: the exponential growth in data traffic, the rise of new workloads with AI/ML being one of the foremost, and the distribution of computing to the edge of the network for low latency, real-time applications. These changes …
Continue reading "[Live Webinar] Security Solutions for an Evolving Data Center"
Register For This Web Seminar Online - Oct 15, 2020 8:00 AM - 9:00 AM US/Pacific Register Overview Whether you are designing an ASIC or FPGA, it is often beneficial to use as many non-resettable registers or flip flops as possible: such elements are often significantly smaller than their fully-resettable counterparts, consume less power, and …
Abstract: Together with Aldec, PLDA and Avery Design Systems, we will present and demo our newest PCIe 5.0 IP + VIP UVM simulation and debugging environment. PLDA’s PCIE 5.0 XpressRich includes internal datapath automatic scaling, configurable pipelining, Rx stream mode for custom credit management, L1 PM substates, dynamically adjustable application clock frequency and clock/power gating. …
Continue reading "High-Performance PCIe 5.0 IP + VIP UVM Verification Environment (US)"
October 16, 2020 3 PM IST Venue: Online Miniaturisation and system scaling is pushing the conventional electronic system toward energy efficiency. While system scaling is bringing enriched functionality, there are fundamental limitations to an electronic system. Heterogeneous integrating electronic and photonic designs is the best way to realize a functional and scalable system as systems …
Continue reading "Photonic Integrated Circuits for Next-Generation Connectivity and Sensing"
October 16, 2020 - Virtual Event REGISTER NOW ACCELERATING THE DIGITAL FUTURE INNOVATING & COLLABORATING TOGETHER On behalf of our CEO Dr. Tom Caulfield and the rest of our GF team, we are excited to invite you to GTC 2020 EMEA, GF’s first 100% virtual event for Europe. The world has changed dramatically in …
