SiC OYReport Webinars 2022 Metaverse WebAd SemiWiki 800x100 StaticNEW

Senior ASIC Verification Engineer

Senior ASIC Verification Engineer
by Admin on 09-02-2022 at 8:58 am

Website Corigine

Responsibilities

Verification: Work on USB3.2 IP UVM based verification environment set up, testcase creation and debug, regression and coverage work

Requirements

  • 1~5 years ASIC verification experience
  • BS or MS in Electrical Engineering
  • Skilled with System Verilog and UVM
  • Familiar with coverage oriented random test
  • Hands on experience with RTL debug
  • Familiar with shell/perl/makefile
  • Experience with PCIE/USB/SATA/ethernet or other connectivity protocols is a plus
  • Good communication and problem solving skills
Apply for job

To view the job application please visit www.corigine.com.

Share this post via: