Register For This Web Seminar Online - Jun 30, 2020 8:00 AM - 9:00 AM US/Pacific Register Overview Complex testing and methodology with complex silicon require powerful but simple to use debug solutions. The Visualizer Debug Environment provides a common debug solution for simulation, emulation and other engines, including Verilog, VHDL, UVM, SystemC, C/C++, Assertions …
Continue reading "Introduction to Visualizer for the VHDL Users"
Register For This Web Seminar Online - Jun 30, 2020 8:00 AM - 9:00 AM US/Pacific Register Overview Complex testing and methodology with complex silicon require powerful but simple to use debug solutions. The Visualizer Debug Environment provides a common debug solution for simulation, emulation and other engines, including Verilog, VHDL, UVM, SystemC, C/C++, Assertions …
Continue reading "Introduction to Visualizer for the VHDL Users"
Part 1: OSVVM - Leading Edge Verification for the VHDL Community (US) Jim Lewis, VHDL User, Designer, Verification Engineer, Trainer, OSVVM developer, and IEEE VHDL Chair Thursday, May 26, 2022 11:00 AM - 12:00 PM (PDT) Abstract: OSVVM is an advanced verification methodology that defines a VHDL verification framework, verification utility library, verification component library, …
Continue reading "LIVE WEBINAR: Better FPGA Verification with VHDL (Four Part Webinar Series)"
LIVE WEBINAR: Better FPGA Verification with VHDL (Four Part Webinar Series) Part 2: Faster than "Lite" Verification Component Development with OSVVM (US) Jim Lewis, VHDL User, Designer, Verification Engineer, Trainer, OSVVM developer, and IEEE VHDL Chair Thursday, June 9, 2022 11:00 AM - 12:00 PM (PDT) Abstract: Some methodologies (or frameworks) are so complex that …
Tuesday, September 13, 2022, at 8pm CEST/7pm WEST/2pm EST/11am PST/11:30pm IST Sigasi Studio serves as a code browser for VHDL, Verilog and SystemVerilog. You can navigate through your project to understand large and complex legacy designs. Visuals of your code update instantly and are cross-linked to your code to allow graphical browsing. Sigasi Studio guides …
Continue reading "Sigasi September Productivity Hacks Workshop"
Thursday, September 15, 2022, at 11am CEST/10am WEST/2:30pm IST/5am EST/2am PST Sigasi Studio serves as a code browser for VHDL, Verilog and SystemVerilog. You can navigate through your project to understand large and complex legacy designs. Visuals of your code update instantly and are cross-linked to your code to allow graphical browsing. Sigasi Studio guides …
Continue reading "Sigasi September Productivity Hacks Workshop"
Abstract: The programming interfaces of logic simulators are largely the domain of specialists writing proprietary tools and extensions and are only vaguely in the consciousness of many design and verification engineers, if aware at all. Yet the simplest use of such interfaces opens up a whole world of possibilities in extending what is achievable in …
Would you like to know how to design a complete chip using the RTL-to-GDSII Flow? In this free technical Training Webinar with Application Engineer Sai Srinivas Pamula, we’ll teach you the essential steps in the RTL-to-GDSII design flow using a wide variety of industry-leading Cadence tools—such as the Xcelium Logic Simulator, Modus DFT Software Solution, …
Continue reading "Webinar: RTL-to-GDSII Flow for ASIC Design Using Cadence Tools"
DVClub Europe: Latest VHDL Verification Techniques This DVClub focuses on the latest verification techniques in VHDL including UVVM and OSVVM Agenda (GMT) 13:00 Welcome and Introduction – Mike Bartley, Tessolve 13:00 Espen Tallaksen, EmLogic - Get the right FPGA quality through efficient Specification Coverage (aka Requirement Coverage) 13:30 Jim Lewis, SynthWorks 14:00 Close Additional Information For additional information …
Continue reading "DVClub Europe: Latest VHDL Verification Techniques"
