Espen Tallaksen, CEO of EmLogic Thursday, May 19, 2022 11:00 AM - 12:00 PM (PDT) Abstract: Functional coverage is often mentioned together with constrained-random verification, and this is a great combination. However, functional coverage is also very useful even if you have no randomization at all. This is a great method for ensuring that you …
The steering committee of the IEEE ASYNC symposium is organizing a summer school on asynchronous design. The goal of the school is to teach asynchronous chip design to students and practitioners interested in digital hardware design. Participants will learn how to design asynchronous circuits at the behavioral level, gate level, and physical design level using …
Continue reading "ASYNC 2022 Summer School: Gate-level design"
Modern electronics are expected to provide increasing functionality whilst still being able to endure drop and vibration. Although cooling and thermal problems are a major source of electronics failure, vibration fatigue can result in greater and very costly re-spins and significantly delayed time to market. How do you make sure that, when designing for robust …
Continue reading "Discover the benefits of vibration and drop analysis early in electronics design."
Sign up for this webinar to see a regional transport aircraft's system-level functional safety analysis and hybrid-electric power architecture. Having an alternate source of power in the event of batteries failure provides a backup method for a safe emergency landing. Time: June 29, 2022 10 AM EDT / 3 PM BST / 7:30 PM IST …
Continue reading "Fail-Safe Hybrid Electric Propulsion System Design for Aircraft"
Simplifying rocket science with simulation June 30, 2022, 04:00 AM PDT June 30, 2022, 10:00 AM PDT The small satellite market will grow significantly due to the increased need for communications, earth observation, imaging and agricultural monitoring. As this was previously an underserved market segment, it draws the attention of innovative companies seeing an opportunity …
With the growth in computing at the edge driven by the explosion of battery-powered smart devices, designing for low power is mission-critical to product success. Numerous techniques, spanning all stages of design, are employed to reduce power. Since many of the low-power design techniques come at a cost in performance, the key design challenge continues …
Continue reading "Driving Low-Power Design with High-Level Synthesis"
The Design Automation Conference (DAC) is the premier event devoted to the design and design automation of electronic systems and circuits. DAC focuses on the latest methodologies and technology advancements in electronic design. Get ready for 59th DAC returning to San Francisco, California this July 10-14 at the Moscone West Center. Join researchers, designers, practitioners, …
July 13, 2022 | 11:00 am Eastern Time Join this AEC structural design webinar on achieving code compliance for continuous reinforced concrete beams. In this webinar, we show how to: Design continuous concrete beams for strength and serviceability, including torsional effects and long-term deflection Select regional design codes; our example will be using ACI 318-19 …
Continue reading "Designing for Strength and Serviceability: Continuous Concrete Beam Design"
Back for its third year, the Rambus Design Summit is a virtual conference focused on the selection and implementation of chip and IP solutions for the data center, edge, automotive and IoT devices including the acceleration and security of AI/ML applications. Hear our technology leaders give their insights on future semiconductor technologies, and explore in-depth …
The methods and tools for optical lens design have been evolving for over a hundred years, and today we have modern computing software to assist our lens design process. In …
Continue reading "Cell Phone Lens: The Fundamentals Behind the Optical System Design"
Sincerely welcome everyone to participate in the 33rd Seminar on Ultra Large Integrated Circuit Design and Computer Aided Design Technology in 2022. The conference will last for four days from August …
Physical Design or PnR (Place and Route) is the core of any IC design cycle. From a RTL netlist to final tape-out, each phase of PnR brings it’s own challenges …
Continue reading "Virtual Training Workshop: Advanced Physical Design using OpenLANE/Sky130"
