IR 2.0 – Building a New Paradigm for Power Integrity Design and Analysis
Cadence Headquarters, San Jose, CA 2655 Seely Ave, San Jose, CA, United StatesDate: November 2, 2023 Time: 10:00am – 5:00pm Location: Cadence Headquarters, San Jose, CA | Building 5 - Big Sur Power integrity (PI) is a major challenge for chip designers in the era …
Continue reading "IR 2.0 – Building a New Paradigm for Power Integrity Design and Analysis"