Optimizing SoC performance in-life with Embedded Analytics

In many aspects of our lives, increasingly intelligent subsystems will do the thinking for us. 5G networks will self-tune to maximize their data throughput. Automation, with the help of AI, robotics, and the internet of things, is playing an increasing role in manufacturing. Vehicles are becoming ever more intelligent and autonomous. This webinar considers how …

ISES Supply Chain Management – Live Webinar

Supplier Quality Management is Foundational to Delivering Business Results Presented by: Jackie Sturm, Corporate Vice President, Global Supply Chain Operations – Intel View Full Details Perspectives of Supplier Quality Management Presented by: Jeffrey Wincel, Vice President and Chief Procurement Officer – AMD View Full Details Topic TBC Presented by: Steven Alsbro, Global Sourcing & Procurement, …

FREE WEBINAR: Accelerate your Ansys Simulation Workloads

WEDNESDAY, MAY 12TH 2021 10:00 AM BST Topic Speaker Welcome & Introduction Derek Sweeney, Managing Director CADFEM UK & Ireland Ansys HPC - The Benefits of Simulation Scale & Intensity Special Guest speaker Wim Slagter, Director, Strategic Partnerships at ANSYS, Inc ABSTRACT Explanation of the benefits of using high performance computing for engineering simulations, highlighting …

Advanced CMOS Technology 2021

This course will be held Online

Course Description The central theme of this seminar is an in-depth presentation of the key 7/5 nm node Advanced CMOS Technology issues for Logic and Memory, including detailed process flows for these technologies. This course addresses the issues associated with Advanced CMOS manufacturing with technical depth and conceptual clarity, and presents leading-edge process solutions to …

$1895.00

Practical Ports for Perfect Performance: HFSS Ports for High-Performance Interconnect Solutions

This webinar spotlights the theoretical basis of various port types and how to use them in real designs to deliver maximum accuracy. Time: May 13, 2021 11 AM EDT / 4 PM BST Venue: Online About this Webinar To optimize an entire signal path when designing high-performance interconnect solutions, it's important to understand ports and how to best …

CASPA Virtual Job Fair

• Place: Online ZOOM meeting (Registration, please click here!) Job Fair Zoom link:  https://zoom.us/j/93449211358 • Date: Saturday May 15th, 2021 • Time: 1:30 PM – 5:10 PM • Company Check-in Time: 12:30 PM -- 1:30 PM • Sequential Company Introduction: 1:30 PM – 3:00 PM 1:30PM – 1:45PM CASPA Chairman opening introduction. 1:45PM – 3:00PM Each company has 5-minute introduction …

Improve your Debug Productivity

With today’s more complex designs, we tend to see a growing productivity gap between design and verification, so we need to maximize the reusability of your verification environment, improve the automation, raise the level of abstraction… but we need higher performance, context-aware debug supporting the complete logic verification flow During this session, we will cover …

Trouble: Three CDC Glitches That Only a Netlist Will See

Overview: As the industry increases investments in automotive and safety-critical design, there is a renewed focus on design reliability. Glitches on clock-domain-crossing (CDC) signals reduce reliability and lead to potential silicon failures. An increasing number of companies deploy CDC verification at both the RTL and the gate-level. To identify potential glitches on CDC paths at …

Novel Metrics Visualisation for Quick Design Analysis

Overview Creating a final design is a sequence of operations from register-transfer-level (RTL) synthesis, through implementation to signoff. Each of these operations is further split into different steps, such as placement, clock tree synthesis, and routing. When run as part of a typical design flow, these steps generate a vast quantity of valuable data, which …