You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please, join our community today!
Free Live Webinar - Wednesday, May 12th | 3pm WEST (Lisbon) | 11am GMT-3 (Brasilia) Learn how to optimize food processing operations using granular material simulation. The food processing industry faces a variety of challenges. Companies need to remain competitive, innovate to meet consumer demands, ensure the high quality of products and at the same time keep costs …
In many aspects of our lives, increasingly intelligent subsystems will do the thinking for us. 5G networks will self-tune to maximize their data throughput. Automation, with the help of AI, robotics, and the internet of things, is playing an increasing role in manufacturing. Vehicles are becoming ever more intelligent and autonomous. This webinar considers how …
WEDNESDAY, MAY 12TH 2021 10:00 AM BST Topic Speaker Welcome & Introduction Derek Sweeney, Managing Director CADFEM UK & Ireland Ansys HPC - The Benefits of Simulation Scale & Intensity Special Guest speaker Wim Slagter, Director, Strategic Partnerships at ANSYS, Inc ABSTRACT Explanation of the benefits of using high performance computing for engineering simulations, highlighting …
Course Description The central theme of this seminar is an in-depth presentation of the key 7/5 nm node Advanced CMOS Technology issues for Logic and Memory, including detailed process flows for these technologies. This course addresses the issues associated with Advanced CMOS manufacturing with technical depth and conceptual clarity, and presents leading-edge process solutions to …
This webinar spotlights the theoretical basis of various port types and how to use them in real designs to deliver maximum accuracy. Time: May 13, 2021 11 AM EDT / 4 PM BST Venue: Online About this Webinar To optimize an entire signal path when designing high-performance interconnect solutions, it's important to understand ports and how to best …
With today’s more complex designs, we tend to see a growing productivity gap between design and verification, so we need to maximize the reusability of your verification environment, improve the automation, raise the level of abstraction… but we need higher performance, context-aware debug supporting the complete logic verification flow During this session, we will cover …
Overview: As the industry increases investments in automotive and safety-critical design, there is a renewed focus on design reliability. Glitches on clock-domain-crossing (CDC) signals reduce reliability and lead to potential silicon failures. An increasing number of companies deploy CDC verification at both the RTL and the gate-level. To identify potential glitches on CDC paths at …
This 15-minute webinar will introduce the brand new product Ansys Rocky, which is a discrete element method (DEM) software to simulate the motion of granular and discontinuous material. Time: May 18, 2021 10:30 AM EDT / 3:30 PM BST / 8 PM IST Venue: Online About this Webinar Ansys Rocky is the industry-leading discrete element …
Learn how to run a robust design optimization using Ansys optiSLang in the Ansys Workbench environment. You can easily combine the advantages of Ansys optiSLang with your already established multiphysics analyses. Time: May 18, 2021 10 AM EDT / 3 PM BST / 7:30 PM IST Venue: Online About this Webinar If you standardized your …
Overview Creating a final design is a sequence of operations from register-transfer-level (RTL) synthesis, through implementation to signoff. Each of these operations is further split into different steps, such as placement, clock tree synthesis, and routing. When run as part of a typical design flow, these steps generate a vast quantity of valuable data, which …