Banner 800x100 0810

Your Symmetric Layouts show Mismatches in SPICE Simulations. What’s going on?

Your Symmetric Layouts show Mismatches in SPICE Simulations. What’s going on?
by Maxim Ershov on 11-07-2022 at 6:00 am

Figure1 6

This Diakopto paper discusses for the first time, a new effect – a false electrical mismatch in post-layout simulations for perfectly symmetric nets. This effect is caused by the difference in distributions of parasitic coupling capacitors over the nodes of parasitic resistor networks, even for symmetric nets. This, in turn,… Read More


Musk: The Post-Truth Messiah

Musk: The Post-Truth Messiah
by Roger C. Lanctot on 11-06-2022 at 4:00 pm

Musk Post Truth Messiah

The hand-wringing over Elon Musk’s takeover of Twitter began in earnest, Friday, as General Motors announced it would suspend advertising on the platform. Ford Motor Company, too, said it would take a step back.

The news of Musk’s completion of his Twitter acquisition completely eclipsed Mobileye’s hugely successful… Read More


Podcast EP119: The Latest Innovations at Agile Analog with Barry Paterson

Podcast EP119: The Latest Innovations at Agile Analog with Barry Paterson
by Daniel Nenni on 11-04-2022 at 10:00 am

Dan is joined by Barry Paterson, CEO of Agile Analog.  Barry has held senior leadership, engineering and product management roles at Wolfson Microelectronics and Dialog Semiconductor. He has been involved in the development of custom mixed-signal silicon solutions for many of the leading mobile and consumer electronics … Read More


Pushing Acceleration to the Edge

Pushing Acceleration to the Edge
by Dave Bursky on 11-04-2022 at 6:00 am

performane table siemens eda

As more AI applications turn to edge computing to reduce latencies, the need for more computational performance at the edge continues to increase. However, commodity compute engines don’t have enough compute power or are too power-hungry to meet the needs of edge systems. Thus, when designing AI accelerators for the edge, Joe… Read More


Elevating Production Testing with proteanTecs and Advantest’s ACS Edge™ Platforms

Elevating Production Testing with proteanTecs and Advantest’s ACS Edge™ Platforms
by Kalar Rajendiran on 11-03-2022 at 10:00 am

Embedded Universal Chip Telemetry Agents

SemiWiki recently posted a blog on “Deep Data Analytics for Accelerating SoC Product Development.” That blog focused on proteanTecs’ AI-enabled chip analytics platform that helps accelerate SoC product development. The blog provided insight into proteanTecs’ approach and shared quantifiable business-impact metrics … Read More


Step into the Future with New Area-Selective Processing Solutions for FSAV

Step into the Future with New Area-Selective Processing Solutions for FSAV
by Bhushan Zope on 11-03-2022 at 6:00 am

Figure4

Area selective processing (ASP) is assuming ever greater importance in semiconductor fabrication. ASP involves deposition and removal of materials at the molecular level¾10 nm or less.  Key applications of ASP include self-aligned contacts and fully self-aligned vias (FSAVs), scaling boosters that are essential to continue… Read More


Podcast EP118: An Assessment of the Worldwide Semiconductor Ecosystem with Sagar Pushpala

Podcast EP118: An Assessment of the Worldwide Semiconductor Ecosystem with Sagar Pushpala
by Daniel Nenni on 11-02-2022 at 10:00 am

Dan is joined by Sagar Pushpala, a seasoned semiconductor professional with more than 35 years of experience with IDMs, fabless and related semiconductor entities. He is actively involved with nearly a dozen companies in the US, Singapore and India in advisory/board, consulting and investment roles.

Dan explores the dynamics… Read More


Slashing Power in Wearables. The Next Step

Slashing Power in Wearables. The Next Step
by Bernard Murphy on 11-02-2022 at 6:00 am

Fitness bamd and phone min

In wearables and hearables, low power is king. Earbuds for example still only manage a half-day active use before we need to recharge. Half a day falls short of truly convenient for most of us – a full day would be much better, allowing for overnight recharge. Physics limits battery sizes so system designers must look to SoC architectures… Read More


Quadric’s Chimera GPNPU IP Blends NPU and DSP to Create a New Category of Hybrid SoC Processor

Quadric’s Chimera GPNPU IP Blends NPU and DSP to Create a New Category of Hybrid SoC Processor
by Kalar Rajendiran on 11-01-2022 at 10:00 am

Memory Optimization Equals Power Minimization

Performance, Power and Area (PPA) are the commonly touted metrics in the semiconductor industry placing PPA among the most widely used acronyms relating to chip development. And rightly so as these three metrics greatly impact all electronic products that are developed. The degree of impact depends of course on the specific … Read More


Why Use PADS Professional Premium for Electronic Design

Why Use PADS Professional Premium for Electronic Design
by Daniel Payne on 11-01-2022 at 6:00 am

PADS Designer min

My IC design career started just a few years before PADS got started in 1985 with a DOS-based tool for PCB design. A lot has changed since then, as PADS was acquired by Mentor Graphics in 2001, and continued to grow under Siemens EDA, now with four versions to choose from, where the top version is called PADS Professional Premium:

  • PADS
Read More