* Company email is required* Register management tools have been used mostly in a bottom-up approach. There are some documents and/or spreadsheets created by the System Architects that are delivered …
Continue reading "Webinar: Code Review for System Architects"
*Company email required for registration* If you are designing chips for high-performance computing (HPC) and data center applications, bandwidth is, of course, a key consideration. However, as data centers get …
Continue reading "Webinar: PCIe/CXL Latency and Power Considerations for HPC SoCs"
D&R IP-SoC Silicon Valley 2023 Day is the unique worldwide Spring event fully dedicated to IP (Silicon Intellectual Property) and IP based Electronic Systems. IP-SoC providers, the seed of innovation …
Performance Testing and Analysis Discuss the performance verification challenges posed by complex SoC with distributed cache from cluster, to interconnect to die-to-die. Agenda (BST) 12:00 Welcome and Introduction – Mike …
Continue reading "DVClub Europe – Performance Testing and Analysis"
SoCs have become very complex silicon solutions. They now consist of 100s of millions or billions of gates, 100 or more discrete Semiconductor Intellectual Property (SIP) blocks, megabytes of volatile …
Continue reading "Webinar: How Deep Data Analytics Accelerates SoC Time-to-Market by 6 Months"
Wednesday, June 14, 2023 | 10:00 a.m. - 11:00 a.m. CEST Verifying an SoC is an extremely complex process that requires agile turnaround, constant control feedback, and flexibility to adapt …
Overview CadenceCONNECT Singapore Technology Seminar 2023 will introduce you to optimized design methodologies for electronics system applications. The event brings together Cadence technology users, developers, and industry experts for networking, …
Continue reading "CadenceCONNECT: Singapore Technology Seminar 2023"
*Company Email is Required for Registration* This webinar explores front-end automation advances that encompass an innovative register information management system to capture hardware functionality and addressable register map in a single "executable" specification. Appropriate Audience: ● Architects/RTL Designers ● Verification Engineers ● Pre-Silicon Validation Teams ● Post-Silicon Lab Bring-up Team Members ● Technical Writers ● …
Chiplet-based SoC architectures have seen increased interest over the past three years, and recently were made a focus of the federal CHIPS and Science Act to reduce the cost of …
Continue reading "Webinar: IP Lifecycle Management for Chiplet-Based SoCs"
Date: Wednesday, August 30, 2023 Time: 11:00am PDT | 1:00pm CDT | 2:00pm EDT Innovative die disaggregation technologies, enable a future where a catalog of chiplets will be available to mix …
Continue reading "Webinar: UCIe-Based Chiplet Verification – from IP to SoC"
This is to inform you that the next DVClub Europe meeting takes place on Tuesday 05th September with a theme of “Cache Coherency Verification”. Cache Coherency Verification SoC cache coherency verification is one of …
Continue reading "DVClub Europe – Cache Coherency Verification"
D&R IP-SoC China 2023 Day is the unique worldwide event in China fully dedicated to IP (Silicon Intellectual Property) and IP based Electronic Systems. IP-SoC providers, the seed of innovation …
