Tue, Mar 31, 2020 11:00 AM - 12:00 PM MDT *** This webinar requires that you register with your work email address *** As we move towards advanced nodes where supply voltage reduces and transistors shrink in size, reliability challenges increase significantly. Designers see more IR drop and power integrity issues, and we can no …
Overview The Cadence® Innovus™ Implementation System continues to extend technology innovation to ensure designers can complete ever larger and more complex designs. During this webinar, Cadence will share the latest Innovus Implementation 20.1 release technology highlights. Topics such as physically aware logic restructuring, advanced hierarchy flows, and machine learning will be discussed, all resulting in …
Continue reading "Webinar: Extending Innovation with Innovus 20.1 Release (Hebrew)"
Arm’s Total Compute approach addresses many different requirements, from low-power edge devices with adequate performance, to data center class processors delivering the highest possible compute throughput. To realize these requirements, there must be a massive shift in the approach to system-on-chip (SoC) design. CadenceCONNECT: Building Arm Compute with Cadence Digital Full Flow for Best PPA …
Continue reading "CadenceCONNECT: Building Arm Compute with Cadence Digital Full Flow for Best PPA"
Arm’s Total Compute approach addresses many different requirements, from low-power edge devices with adequate performance, to data center class processors delivering the highest possible compute throughput. To realize these requirements, there must be a massive shift in the approach to system-on-chip (SoC) design. CadenceCONNECT: Building Arm Compute with Cadence Digital Full Flow for Best PPA …
Continue reading "CadenceCONNECT: Building Arm Compute with Cadence Digital Full Flow for Best PPA"
Historically, the digital design process requires in-depth knowledge of each tool in the cycle. Getting up and running involves writing hundreds of lines of script. Many companies lack the resources or in-house expertise. This is where a cloud-based, expert-built digital design flow can deliver a big productivity lift. By designing with a prescribed, tailored flow …
In-Person Seminar - May 17, 2023 NYX Hotel, Herzliya, Israel Summary: As process nodes become smaller, designs become more extensive and more complex. This translates to more challenging power, performance, and area (PPA) targets and in parallel tighter project schedules with limited engineering resources add to these challenges. In this full-day, in-person seminar, we will …
Continue reading "CadenceCONNECT Day: Digital Design Flow for Better PPA"
Bigger and more complex designs translate to more challenging power, performance, and area (PPA) targets and turnaround time (TAT). The Cadence® integrated digital full flow offers capabilities across individual tool boundaries by integrating core engines and key technologies. Join us for this DSG CadenceTECHTALK webinar series that showcases “What’s New” within the individual tools and …
Continue reading "CadenceTECHTALK: What’s New – PPA and TAT Improvements with Genus and Joules"
The 22.1 release of the Cadence® Innovus™ Implementation System has many exciting new features and flows to improve power, performance, and area (PPA), and turnaround time (TAT) during design implementation. Join us in this CadenceTECHTALK™ to learn about the new capabilities of our digital implementation flow: Part 1 of the webinar will cover the following: flashPG - new …
High-Level Synthesis (HLS) tools yield better PPA when the "right set" of optimization constraints and tool settings are applied. Determining the right set of constraints and settings requires design and tool experience and exploration. AI/ML technology has proven highly effective at exploring the solution space and lowering the required tool expertise. This CadenceTECHTALK™ presents details on …
Continue reading "Webinar: An AI/ML Driven High-Level Synthesis Solution"
Synopsys Webinar | Wednesday, July 19, 2023 | 10:00 a.m. PDT Complexity brought on by advanced process nodes have opened the door to challenges in achieving optimal power, performance, and area (PPA). Manual methods are no longer viable given shrinking market windows. The need to drive for better results faster is increasing, and traditional methods …
Continue reading "Webinar: Achieve Optimal PPA Targets Using AI-Driven Technology"
IP cores require integration into top-level subsystems and/or SoCs. Writing constraints manually for top level design is prone to errors and difficult to verify and manage. This Synopsys webinar will cover how automated SDC constraints promotion from the IP to SoC level provides high-quality SDC using Synopsys Timing Constraints Manager relative to manual time-consuming approaches. We will …
