Join this webinar to learn how to quickly understand & document legacy, & inherited FPGA designs. We will show how to visualize 100’s of Verilog/SV or VHDL RTL files in seconds, with easy to understand top level schematic and block diagram views. Quickly generate HTML & PDF documentation for reuse in new designs, and meeting …
Continue reading "Understanding Legacy FPGA Designs Quickly Webinar"
A webinar about Empyrean ALPS-GT™, the EDA industry’s first commercial GPU-Powered SPICE simulator, will be led by Chen Zhao, Applications Engineering Manager on August 8, 2019. ALPS-GT has already been adopted by some world’s top SOC design houses. Chen will provide concrete comparative numbers for some of the challenging designs versus Empyrean’s own traditional CPU-driven ALPS™. …
Continue reading "Webinar Replay: GPU-Powered SPICE: The Way Forward for Analog Simulation"
S2C has been delivering FPGA Prototyping Solution for over 15 years to developers around the world. Over the years they have scaled to bigger FPGAs, and multi-FPGA platforms to accommodate larger designs. Now they are stepping up to be a first mover in delivering a new platform based on Intel's newest FPGA ... the Stratix …
Continue reading "Prototyping with Intel’s New 80M Gate FPGA and S2C!"
Overview: Learn how to significantly reduce time needed to troubleshoot and root cause ASIC/FPGA Design & DFT issues in RTL & Gate level designs. We will show how interactive schematic visualization, extracted path views of incremental schematic, & DRCs can help you with debugging various forms of RTL, SOCs, IPs, netlists and FPGAs and assist …
Continue reading "Digital Debug for FPGA/ASIC & DFT Designers Webinar"
Learn how to significantly reduce the time needed to troubleshoot the root cause of issues in Analog & Mixed-Signal designs. Register Today What you will learn: VISUALIZE: Takes SPICE netlist & models & generate clean, easy-to-read transistor-level schematics, circuit fragments, and design documentation to speed up circuit design, debug, and optimization at the transistor-level. DESIGN …
Continue reading "Analog Design, PDK, Cell library, Parasitic – Analysis Webinar"
Overview: Come join this webinar to see how Visual Design Diff helps analog/mixed-signal designers using Cadence Virtuoso flow to manage ECO’s & design reviews more efficiently. VDD allows design engineers the power to quickly compare two versions of a schematic or layout by graphically highlighting the differences directly in the design editor. It has the …
Continue reading "Analog-Mixed Signal ECOs with Virtuoso Visual Diff Webinar"
The Design and Verification Conference (DVCon) is the leading event covering the application of languages, tools and intellectual property for the design and verification of electronic systems and integrated circuits. Sponsored by Accellera Systems Initiative™, DVCon brings chip architects, design and verification engineers, and IP integrators the latest methodologies, techniques, applications and demonstrations for the practical …
Block Floating Point (BFP) is a hybrid of floating-point and fixed-point arithmetic where a block of data is assigned a common exponent. We describe a new arithmetic unit that natively performs Block Floating Point for common matrix arithmetic operations and creates floating-point results. The BFP arithmetic unit supports several data formats with varying precision and …
Continue reading "New Block Floating Point Arithmetic Unit for processing AI/ML Workloads in FPGA"
Complex SoC (system on chip) development requires you to bring 3rd party IP, RTL, SPICE netlist, and Post layout netlist files together. Join this webinar to learn how to efficiently …
Continue reading "Fast, Accurate Analog/Mixed-Signal Analysis and Debug Webinar"
