Theme: Cut Costs, Save Time, Reduce Risk Description: Choose sessions from experts around the globe — who will share their insights on how to improve the plan, create, and verify phases of embedded development. Visit our event page to see all the sessions and register! Join your embedded community on the 4th of February for Embedded DevOps Summit, the …
Profiling software on remote systems can be difficult. Discover how the Intel® VTune™ Profiler Server can simplify profiling of HPC clusters over low-bandwidth connections, making it easier to collect, analyze and share performance data. Read More Profiling software on remote systems, especially transient and cloud systems, can be difficult. Installation of drivers and collectors, low-bandwidth …
Continue reading "Easier Profiling of Cloud, Cluster and Embedded Systems using a Profiling Server"
About ISSCC The International Solid-State Circuits Conference is the foremost global forum for presentation of advances in solid-state circuits and systems-on-a-chip. The Conference offers a unique opportunity for engineers working at the cutting edge of IC design and application to maintain technical currency, and to network with leading experts… What's New ISSCC 2021 is Going …
Continue reading "2021 International Solid-State Circuits Virtual Conference"
If you want to improve your MPI application performance, this webinar is for you. Find out how a cross-architecture, multi-fabric, message-passing library can help your apps perform better on HPC clusters. Read More Message Passing Interface (MPI) is a powerful library standard that allows for the parallel execution of applications across multiple processors on a …
Continue reading "Be a Cluster Champion! Tune Your Way to MPI Performance"
February 23-February 25, 2021 Join the CEVA team to experience the smart sensing and wireless connectivity technologies that will shape our future. Visit us for a connected, interactive, and fully immersive experience in our Executive Meeting Room N5.EMRD01, Located Near Entrance #3 (North-East) where we will feature our complete IP solutions portfolio. Home - MWC Shanghai …
Produce Secure, High-quality Code Discover how you can easily produce secure, high-quality code with Klocwork. Klocwork is a static code analysis tool. It checks your code against coding rules. You can filter results, so you can find and fix the most critical errors first. What’s more, using Klocwork ensures secure, compliant, and reliable code. See …
Continue reading "Webinar: Klocwork Ensures the Security, Reliability, and Quality of Your Code"
System-in-package (SiP) designs for high-performance computing (HPC), high-speed networking, and AI applications are extremely complex. To achieve maximum performance without exceeding tight thermal and power constraints, these chips must be designed within the context of the package and the overall system. Ansys 2.5D/3D-IC multiphysics simulations for prototyping and signoff offer a complete methodology for analyzing …
Continue reading "Electrothermal Signoff for 2.5D and 3D-IC Systems"
Traditional FPGA programming models and hardware description languages are not intuitive to many software developers. And even if they are, using them for iterative algorithm development is time consuming. This webinar demonstrates how to streamline the process. Read More If you develop for field-programmable gate arrays (FPGAs), you’re likely familiar with the hours-long experience of …
Join us: BLT is co-organizing this free, live online training event with Xilinx Customer Training and other Xilinx Authorized Training Providers. The two day event includes live instruction, optional labs, and a drawing for a grand prize. Course: Designing with the Versal ACAP: Architecture & Methodology In this virtual, special event, you will be introduced …
Continue reading "Getting Started with Xilinx Versal ACAP Platform"
Overview: Join this webinar to learn how Visual Design Diff helps analog/mixed-signal designers using the Cadence Virtuoso platform to manage ECO’s & conduct design reviews more efficiently. VDD gives design and layout engineers the power to quickly compare two versions of a schematic or layout by graphically highlighting the differences directly in the design editor. …
Continue reading "For Cadence Virtuoso Users : Manage ECOs and Design Reviews Efficiently"
Increase your machine learning model accuracy and performance with Intel-optimized XGBoost algorithms found in the Intel® AI Analytics Toolkit. Read More Gradient boosting has many real-world applications as a general-purpose machine learning technique for regression, classification, and page ranking problems. It’s a common choice for large problem sizes, yet training implementation of this method is …
Continue reading "Maximize Your CPU Resources for XGBoost* Training and Inference"
