Loading Events

« All Events

  • This event has passed.

Webinar: A Novel Approach to Implementing Logical ECOs with Synopsys Formality ECO on High Performance RISC-V Cores

July 26, 2023 @ 10:00 AM - 11:00 AM

Screenshot 2023 07 13 212700

Wednesday, July 26, 2023 | 10:00 a.m. – 11:00 a.m. PDT

RTL engineering change order (ECO) is vital to ensuring proper functionality of integrated circuits (ICs). Retiming and auto ungrouping optimize RTL implementation and enhance PPA. However, aggressive optimizations in CPU RTL designs present challenges due to increased design complexity and potential mapping issues.

Synopsys Formality ECO offers an efficient and accurate solution for RTL ECO by automating the comprehensive ECO flow, analysing differences between original RTL and ECO RTL, generating patches, and validating changes. Formality ECO also supports aggressive RTL optimization techniques, including retiming and auto ungrouping, while providing advanced analysis and debug features to streamline the ECO process.

In this presentation, we will explore the advantages of Synopsys Formality ECO on the overall ECO cycle including enhanced patching and faster verification runtime leading to improved TAT.

Screenshot 2023 07 13 212700


Listed below are the industry leaders scheduled to speak.

vivek upadhyaya headshot

Vivek Upadhyaya

Technical Director

Vivek Upadhyaya brings over 20 years of extensive experience in VLSI industry, specializing in High-Speed CPU Implementation. Currently he is holding esteemed position as a Technical Director at SiFive in Physical Implementation Group. His previous roles encompassed notable companies such as Broadcom, Cadence, Intel, and STMicroelectronics, focusing on RTL-to-GDSII implementation. He is graduate from CCS University Meerut, UP.

rupali kale gaikwad headshot

Rupali Kale Gaikwad

Staff Engineer

Rupali Kale Gaikwad is a Staff Engineer at Synopsys, holds Master’s degree in Microelectronics from BITS, Pilani. Over a span of 12 years, she has worked on various advanced node ASIC designs of different sectors including automotive, networking, modem, healthcare, high speed CPU implementation. In Synopsys she is responsible for Ecosystem customer success for complete RTL2GDS solution.


Share this post via: