ASML’s dominance was not born from a single invention. It emerged from four decades of systems engineering, supplier orchestration, and repeated bets on lithographic transitions that competitors judged too expensive. Founded in 1984 as a Philips–ASM joint venture, the Dutch company first differentiated itself with modular… Read More
PDF Solutions’ Exensio Was Built for Semiconductor Analytics. The New Exensio Aurora Architecture Is Built for Semiconductor Intelligence.The semiconductor industry doesn't have a shortage of…Read More
Beyond Moore: Co-Optimizing AI from Systems to Materials System Technology Co-optimization in…Read More
Focusing on the AI Big Picture with Moores Lab AI at DAC 2026DAC 2026 proved that agentic AI design flows…Read MoreBronco AI Webinar: Full-Chip SoC Debug in 15 Minutes
A single bug on a full-chip SoC can pull engineers off roadmap work for days or even weeks. It involves massive waveforms, thousands of files of RTL and UVM, and dense specs that aren’t always perfect. Finding these bugs have always been a matter of engineer-hours and how well knowledge diffuses through the organization.
Bronco … Read More
Tuple Technologies at DAC 2026
At #DAC2026 I met with Vamshi Kothur at Tuple Technologies to see how their cloud infrastructure products help IC design teams get their chip designs to market more quickly without the overhead of big IT and CAD teams. Tuple was founded in 2017 and has grown to about 45 people, headquartered in New Jersey. The challenge of using complex… Read More
CEO Interview with Jerry Chen of Upbeat Technology
Jerry Chen, CEO and Founder of Upbeat Technology, received his Master of Science in ECE from the University of Texas at Austin. Started working as an IC design engineer in Silicon Valley at Intel, Lucent, Apple, and Procket Network since 1995. Later transitioned into Technical Marketing roles, serving as Director of Marketing… Read More
Using Claude AI for Chip Design
After speaking with dozens of semiconductor professionals at the Design Automation Conference in Long Beach about AI in the chip-design workflow, Claude emerged as the common denominator in every conversation. We’re still at the tip of the iceberg when it comes to using AI in the design flow. If management is pushing your team … Read More
Micron Advanced Memory Portfolio Positioned for AI Infrastructure Expansion
Micron Technology has emerged as a critical supplier in the AI compute ecosystem, leveraging its leadership in advanced DRAM, High Bandwidth Memory (HBM), and NAND flash technologies to address rapidly growing demand from hyperscale data centers and AI accelerator platforms. The company’s strategic focus on leading-edge… Read More
CEO Interview with Leon Lauritsen of Aras
Leon Lauritsen is the CEO of Aras, a leading provider of digital thread solutions for product lifecycle management and engineering AI. He joined the company in 2022 through the acquisition of Minerva PLM, where he had been for over 20 years. While at Minerva, Leon led sales and marketing globally and expanded its geographic coverage… Read More
Comparing Intel EMIB and Intel Foveros
Intel EMIB and Intel Foveros are advanced semiconductor-packaging technologies designed to combine multiple silicon dies, or chiplets, within one processor package. Both support heterogeneous integration: manufacturers can build different functions using the process technology best suited to each one, then connect … Read More
Boost Front-End SoC Design With Defacto’s AI-Powered Tool
Front-end SoC design has always been a balancing act between speed, accuracy, and the large amount of manual work required to get RTL, IPs, and collaterals to be aligned. In a recent webinar, Defacto CEO and founder Chouki Aktouf joined by product manager Valentin Boyer, walked through how the company is bringing AI directly into… Read More
Temperature Does Not Only Age Hardware — It Moves the System
Temperature is often treated as a reliability clock.
Increase the temperature, accelerate the failure mechanism, and estimate the equivalent field life.
That approach can be useful—but only when the dominant failure mechanism is known, its thermal activation behavior is understood, and the same mechanism remains active … Read More




Verification IP proves essential for PCIe GEN5