Principal Software Development Engineer
Website ArterisIP
Arteris enables engineering and design teams at the world’s most transformative brands to connect and integrate today’s system-on-chips (SoCs) that fuel modern innovation.
If you’ve held a smartphone, driven an electronic car, or powered up a smart TV, you’ve come in contact with what we do at Arteris. Here, the future is quite literally in your hands—and when it isn’t, chances are it is flying overhead in a drone, a satellite, or in the cloud at a datacenter!
We intend to revolutionize the way to design SoC, and we are looking for engineering talents willing to expose themselves to new software languages and ready to learn and grow his competences to both software development and digital hardware design.
The candidate will be in charge to develop the next generation of network on chip tool suite, composed of the digital circuit generation framework as well as all the middleware layer stack required to build the overall interconnect systems.
Key responsibilities:
- Lead the development of a powerful generation framework and its upper algorithmic layer stack enabling design of extremely configurable digital circuits.
- Specify and develop the related libraries and data model supporting the semantic of Arteris configurable IPs.
- Communicate with Hardware, Software and Documentation teams about your changes to ensure product cohesion.
- Maintain and enhance the design development flow methodology to increase automation.
Experience requirements / qualifications:
Required:
- 10+ years of experience in SW development and algorithm design.
- Proficient in functional & Object Oriented programming (Scala, Java, C++ or Python…).
- Experience with data structures and compilers.
- Excellent problem solving, strong communication and teamwork skills.
- Self-driven, able to work with minimum supervision.
Desired:
- Had work within Electronic Design Automation environment, and know basic logic design environment and methodology.
- Knowledges in HW description language (Verilog, system Verilog, …).
- Experience with digital HW generators, methodology and concept (Chisel, …).
Education requirements:
- PhD or master’s degree in Computer Sciences or related field.
More Headwinds – CHIPS Act Chop? – Chip Equip Re-Shore? Orders Canceled & Fab Delay