Senior/Lead RTL / Microarchitecture Engineers
Website Semidynamics
We have multiple open positions in our RTL team and we’re looking for individuals with either a strong RTL or a strong architecture/microarchitecture background interested in working in several areas of a RISC-V design for an advanced technology node. In particular, areas of focus will be the processor pipeline, d-cache, i-cache, the l2-pipeline and a custom memory controller. We believe in very “vertical” engineers that fully understand the problem to be solved and can take it down to RTL level.
- Minimum Bachelor’s degree in computer science
- +8 years in the role
- English C1
- Knowledge in Verilog Scripting
Apply for job
To view the job application please visit semidynamics.com.
TSMC CoWoS versus Intel EMIB Semiconductor Packaging