Monday, March 1 Virtual Conference Accellera invites you to join us as we open DVCon U.S. with a day focused on standards development and technologies that you can apply immediately and those that will help to shape future activity. Accellera Day consists of a tutorial, five short workshops, and a UVM Birds of a Feather …
March 17, 2021 16:00 - 18:00 CET Virtual event Presentations: 16:00 - 17:00 - Python and SystemC 17:00 - 18:00 - Intel Compiler for SystemC The SystemC Evolution will not stop! It will continue, with a planned SystemC Evolution Day for 2021, but it will also take a more regular shape, in the form of …
On August 11, 2021, Accellera and ESD Alliance will co-host part 2 of a virtual panel to discuss the challenges of transitioning back from remote work to the office. Register here > Virtual Event Wednesday, August 11, 2021 9:00am-10:00am PT You are invited to our FREE webinar co-hosted by the ESD Alliance and Accellera. A panel …
Continue reading "Accellera/ESD Alliance Co-Host “The Executive View – Returning to the Office”"
Workshop on the Evolution of SystemC Standards, held on 8 December 2022 The seventh SystemC Evolution Day is a full-day, technical workshop on the evolution of SystemC standards to advance the SystemC ecosystem. In several in-depth sessions, selected current and future standardization topics around SystemC will be discussed in order to accelerate their progress for …
Workshop on the Evolution of SystemC Standards: 16 November 2023 The eight SystemC Evolution Day is a full-day, technical workshop on the evolution of SystemC standards to advance the SystemC ecosystem. In several in-depth sessions, selected current and future standardization topics around SystemC will be discussed in order to accelerate their progress for inclusion in …
The Design & Verification Conference & Exhibition is the premier conference on the application of languages, tools, methodologies and standards for the design and verification of electronic systems and integrated circuits. The focus of this highly technical conference is on the practical aspects of these technologies and their use in leading-edge projects to encourage attendees …
Accellera at DVCon US 2024 Speaker: Richard Weber, Fellow, Director of Engineering, Arteris Anupam Bakshi, CEO, Agnisys Introduction: This tutorial explains basic usage of IP-XACT IEEE 1685-2022 for IP re-use and integration flows. Summary: This workshop explains the data model underlying the IP-XACT standard. This SoC data model unifies logical and physical connectivity as well as …
Continue reading "IP-XACT Workshop: “An Introduction to IP-XACT”"
Accellera at DVCon US 2024 Abstract: As complexity and the number of clock domains increase in today’s ASIC designs, we are moving towards a hierarchical verification approach. This tutorial covers the proven clock domain crossings (CDC) and Reset Domain Crossing (RDC) schemes, the verification challenges, and the potential risk mitigation strategies. We will then discuss …
Continue reading "CDC Workshop: “Hierarchical CDC and RDC Closure with Standard Abstract Models”"
Accellera at DVCon US 2024 Abstract: Join Accellera for an informative luncheon focused on the efforts and direction of the Federated Simulation Standard Proposed Working Group (FSS PWG). The luncheon will begin with an update on Accellera working group activity from Chair Lu Dai, followed by the presentation of a Distinguished Service Award to a …
Continue reading "DVCon: Accellera Luncheon Focused on Federated Simulation"
Accellera at DVCon US 2024 The implementation of Functional Safety standards such as ISO26262 poses challenges during the exchange and integration of functional safety data between different work products and activities, carried out by different teams and/or different layers of the supply chain. Automation with EDA tools is now common practice in this field, but …
Continue reading "Functional Safety Workshop: “Whitepaper Review and What’s Next”"
The Accellera UVM Working Group released the IEEE 1800.2-2020-2.0 reference library last year. Since that release, we have been working on a public Github repository to give users enhanced access to the latest bug fixes and to provide bug fix suggestions if they would like. Also, we have developed new, additive features to poll an …
Continue reading "UVM Workshop: “An Update on New Features and Open Q&A”"
Accellera at DVCon US 2024 Authors: Jean-Philippe Martin, Intel Mike Borza, Synopsys Topic(s): Security Keywords: security, asset, accellera, sa-edi, IEEE P3164, threat modeling Abstract: This workshop will demonstrate how to identify assets in intellectual property (IP) in accordance with Accellera’s Security Annotation for Electronic Design Integration (SA-EDI) standard. This guidance is planned to be documented in the IEEE …
Continue reading "SA-EDI Workshop: “A Practical Guide to SA-EDI Methodology”"
Accellera at DVCon U.S. 2024 Efficient Portable Programming - Sequence Development with PSS Bringing an SoC-level system out of reset into an operational state involves configuring the component subsystems and IPs by properly programming hundreds or thousands of IP registers. Running behavior involves programming yet more registers and in-memory descriptors. Stake holders, including block-DV, subsystem, …
