Verifying the Electrostatic Discharge (ESD) protection network on an IC can be challenging, and if it is not done correctly it can lead to failures on the tester, reduced product reliability or shortened field life. In this webinar you will learn how Magwel’s ESDi thoroughly analyzes all pad combinations in a design for comprehensive ESD …
Overview: Join this webinar to learn a faster method to automatically create cable and wire harness documentation for the automotive & aerospace industry to reduce errors and costs in development, manufacture and maintenance. This is crucial in today’s complex systems with configuration variability and constant design changes compared to today’s static PDF manuals. Beat the time …
Continue reading "Faster, Real-time & Interactive Cable & Wiring Harness Documentation Webinar"
Overview: Having difficulties in keeping track of changes to schematics and layouts in Cadence Virtuoso? In this webinar we will show you a methodology that engineers have been adopting to reduce inefficiencies and become more productive and increase throughput. Sign up for this webinar here What you will learn: Revision control with release and …
Continue reading "A Key Principle to Successful Tapeouts for Cadence Virtuoso Users Webinar"
Stargazing quality KPIs across your factories This webinar will occur twice on the following dates: Tue, June 16, 2020 9:00 AM - 10:00 AM PDT GMT-7 (Suitable for attendees from USA and Europe) Thu, June 18, 2020 3:00 PM - 4:00 PM GMT+8 (Suitable for attendees from Europe and …
Security concerns permeate our digital lives. From online financial or personal data transactions, to automobile control and even election tampering, protecting access has become a critical necessity for almost all …
Continue reading "WEBINAR: Securing Your SoCs: Advanced Techniques for Security Verification"
To run the real-world workloads on cycle-accurate hardware simulation framework is one of the essential tasks in the system-level validation before silicon tape-out. S2C introduced Prodigy Cloud System recently in the response to meet challenging targets. It is equipped with scalable FPGA capacity using the largest FPGA devices for multi-billion gate SoC design and verification. …
Come join our webinar and learn how to …
Use LineWorks SPACE to automate and standardize Quality KPI reports
Streamline your Quality KPI reporting and reviewing processes
Use LineWorks SPACE Dashboard to review your factory Quality KPIs
Stargaze your Quality KPIs across all factories using LineWorks STARGATE
Between factories, visualize and compare your processes, technology, equipment types, and more...
Identifying glitches and revealing the extra power they consume require special attention to cell delays and wire delays. To enable earlier and more frequent analysis, physical-and-timing-aware glitch power analysis is needed throughout the flow from RTL to Signoff. In this webinar, we review the glitch power challenges facing SoC designers and the key technologies that …
Continue reading "WEBINAR: Optimize SoC Glitch Power with Accurate Analysis from RTL to Signoff"
