Tag: optimization

CadenceTECHTALK: Cadence Certus | Delivering Overnight Concurrent Full-chip Optimization and Signoff

CadenceTECHTALK: Cadence Certus | Delivering Overnight Concurrent Full-chip Optimization and Signoff
by Admin on 01-16-2023 at 2:15 pm

Date: 2023 .02. 17 (Thursday)

Time: 14:00pm – 15:00pm (Taipei Time)

Wondering how to accelerate your design closure?

The Cadence Certus Closure Solution is the industry’s first fully automated and massively distributed environment for full-chip optimization and signoff. It delivers up to 10X concurrent chip-level

… Read More

Webinar: Lunar Constellation Optimization with Ansys STK, ODTK, and ModelCenter

Webinar: Lunar Constellation Optimization with Ansys STK, ODTK, and ModelCenter
by Admin on 01-11-2023 at 4:17 pm

Join Cal Van Doren, applications engineer, to learn about STK Communication, Navigation in ODTK, and toolchaining in ModelCenter. NASA’s LunaNet mission will be used as a backdrop to understanding the trade study and optimization capabilities available within ModelCenter.

TIME:
MARCH 21, 2023
11 AM EST / 4 PM GMT / 9:30 PM IST

… Read More

Webinar: Leveraging Simulation for Electromagnetic Shielding Optimization

Webinar: Leveraging Simulation for Electromagnetic Shielding Optimization
by Admin on 01-11-2023 at 3:28 pm

Proper electromagnetic (EM) shielding is often essential for electronics products to successfully comply with electromagnetic compatibility (EMC) standards. Metal enclosures are one of the most common approaches towards preventing radiated electromagnetic interference (EMI) that would cause test failures. However,… Read More

Posted on

New Cadence Joint Enterprise Data and AI Platform Dramatically Accelerates AI-Driven Chip Design Development

New Cadence Joint Enterprise Data and AI Platform Dramatically Accelerates AI-Driven Chip Design Development
by Kalar Rajendiran on 10-24-2022 at 10:00 am
Categories: AI, Cadence, EDA

1 Cadence Joint Enterprise Data and AI JedAI Platform

Without data, there is no computing field to talk about, no technology world to awe at and not much of a semiconductor industry to work in. There is no argument that data is the foundational piece for everything, has been to date and will continue to be. While processing an application’s input data is essential to serve the intended… Read More

Webinar: Composite Optimization

Webinar: Composite Optimization
by Admin on 10-10-2022 at 2:28 pm

Practical Optimization for Aerospace

Live Webinar Series

Aerospace belongs to explorers. We have been instrumental in pioneering innovative and complex technologies — and now, new methods fuse with old for entirely new processes that take us further than ever into the beyond.

In four 30-minute sessions, you will learn everything

… Read More

Webinar: Aerostructures Architecture Optimization

Webinar: Aerostructures Architecture Optimization
by Admin on 10-10-2022 at 2:25 pm

Aerospace belongs to explorers. We have been instrumental in pioneering innovative and complex technologies — and now, new methods fuse with old for entirely new processes that take us further than ever into the beyond.

In four 30-minute sessions, you will learn everything you need to know to begin implementing optimization… Read More

Webinar: Ansys Structural Topology Optimization

Webinar: Ansys Structural Topology Optimization
by Admin on 08-22-2022 at 1:50 pm

In a world where light-weighting and reducing material cost has never been more important, learn how Ansys Mechanical products can be leveraged to produce an optimal material layout and design.

Ansys Topology optimization is integrated directly into the Ansys Mechanical product and enables engineers to determine a design

… Read More

CadenceTECHTALK: Via modeling and optimization

CadenceTECHTALK: Via modeling and optimization
by Admin on 05-20-2022 at 1:17 pm

Conference Date: June 01, 2022

Meeting time: 14:00 – 15:00 (Beijing time)

As the SERDES link rate continues to increase, it means that the rising edge time continues to decrease, resulting in a gradual increase in the impact of reflections. As the VIA is a location with serious reflections, SI engineers need to optimize

… Read More
Posted on

Optimize AI Chips with Embedded Analytics

Optimize AI Chips with Embedded Analytics
by Kalar Rajendiran on 09-02-2021 at 6:00 am
Categories: AI, EDA, Siemens EDA

Tessent Embedded Analytics Architecture

The foundry model, multi-source IP blocks, advanced packaging technologies, cloud computing, hyper-connectivity and access to open-source software have all contributed to the incredible electronics products of recent times. Along with this, the complexity of developing and taking a chip to market has also increased. And… Read More

Addressing the Challenges of Design Optimization for the A&D Industry

Addressing the Challenges of Design Optimization for the A&D Industry
by Admin on 05-10-2021 at 1:43 pm

This webinar delivers a brief overview of the adjoint methodology (as implemented in Ansys Fluent) and explore several examples of adjoint optimization applied to a diverse range of aerospace problems.

Time:
June 22, 2021
10 AM EDT / 3 PM BST  / 7:30 PM IST

Venue:
Online

About this Webinar

The use of computational fluid dynamics … Read More