You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please, join our community today!
LIVE WEBINAR: Ways to run cocotb: makefiles, cocotb-test, or your custom setup (US) Philipp Wagner, cocotb and Hardware/Software Engineer at lowRISC Thursday, November 9, 2023 11:00 AM - 12:00 PM (PST) Abstract: cocotb enables Python-based hardware verification, and it integrates into your simulator of choice, such as Aldec's Riviera-PRO and executes Python testbenches in that context. …
Date and time: Friday, November 10, 2023 15:00-16:00 Sponsor: Japan Cadence Design Systems, Innotek Co., Ltd. IC Solution Headquarters Cost: Free Venue: Online (Zoom webinar) *You can also participate from a web browser. We recommend using Google Chrome, Firefox, or Chromium Edge. Registration deadline: November 9th (Thursday) 16:00 In recent years, as LSI designs become …
Holiday Inn Munich - City Centre, an IHG Hotel
Hochstraße 3, München, Germany
The Design and Verification Conference & Exhibition Europe (DVCon Europe) is the premier European technical conference on system, software, design, verification, validation and integration. It is a place where the latest methodologies and technologies of tools, languages, and standards for integrated and embedded systems and products are shared and discussed. Applications of interest include (but …
DVClub Europe Meeting –November 2023 Agenda (BST): 12.00 GMT - Welcome and Introduction Mike Bartley,Tessolve 12.00 GMT - Saving Development Time by Automating Verification infra from specifications Anupam Bakshi, Agnisys 12.30 GMT - Generation of Functional Coverage for RISC-V Processor Verification Larry Lapides, Imperas Software Ltd. 12.45 GMT - Breker 13.00 GMT - Close About …
Innotek Building 2nd floor Seminar Room
3-17-6 Shin-Yokohama, Yokohama, Kohoku-ku, Japan
We will be holding a high-level synthesis technical forum. The past few years have been held online, but this year we were able to return to the venue. We have prepared a variety of proposals, including success stories and new technology updates related to high-level design and verification, so please come and join us, even if you …
Summary Conventional monolithic SoCs are becoming a bottleneck for power, performance, and area (PPA), creating limitations for Data-intensive applications like high-performance computing (HPC), machine learning (ML) and artificial intelligence (AI), and for hyperscale data centers. These bottlenecks are challenging Moore’s law, hindering the industry’s ability to continue scaling designs. Chiplets are rapidly becoming the means to …
Applications such as Data Centers, High-Performance computing (HPC), artificial intelligence/machine learning (AI/ML), cloud computing, military, and aerospace, automotive, etc. are all extremely Bandwidth-hungry. To cater to such high demands of high speeds and bandwidth requires a breakthrough that HPC SoCs are constantly facing. High speed interfaces like PCI Express® (PCIe®) 5.0 and 6.0 show promising …
Join us for an exclusive Synopsys webinar highlighting the recently unveiled, cutting-edge advancements in the next-generation Synopsys Verdi platform. Explore the power of AI-driven debug and new root cause analysis engines designed to speed-up bug finding, while experiencing enhanced usability through a refreshed graphical user interface. Learn about access to an integrated development environment (IDE) and a robust verification management …
Thursday, February 8, 2024 | 9-10 a.m. PT The Universal Chiplet Interconnect Express (UCIe) v1.0 standard was introduced in March of 2022 and v1.1 was published in July 2023. There …
Hilton San Jose
300 Almaden Blvd, San Jose, CA, United States
The Design & Verification Conference & Exhibition is the premier conference on the application of languages, tools, methodologies and standards for the design and verification of electronic systems and integrated circuits. The focus of this highly technical conference is on the practical aspects of these technologies and their use in leading-edge projects to encourage attendees …
Innotek Building 2nd floor Seminar Room
3-17-6 Shin-Yokohama, Yokohama, Kohoku-ku, Japan
As advances in AI technology, such as generative AI, are expanding demand for semiconductors, cutting-edge semiconductor design technology is also incorporating artificial intelligence (AI) and machine learning (ML) technology. As a pioneer in providing solutions that utilize AI technology in the verification field, Cadence launched the Verisium AI-Driven Verification Platform in 2022, and has continued …
Gate-level simulations (GLS) are a crucial step in the verification of an ASIC/FPGA. GLS is used for verifying power-up, reset operation, timing, multi-cycle paths, and power estimation. However, GLS can be a bottleneck in the project cycle due to its complexity. The nature of a GLS can cause simulations to run much longer than the …
Formal Verification Formal Verification can help you find bugs earlier in the design cycle and accelerate root cause analysis. But success with Formal requires the effective selection and implementation of the right formal technologies and methods. In this DVClub meeting our speakers will share their experiences adopting Formal Verification and then open the floor for …
Holiday Inn Munich City Centre
Hochstrasse 3, Munich, Germany
Date: Thursday, May 16, 2024 Venue: Holiday Inn Munich - City Centre Location: Hochstrasse 3, Munich, 81669 Germany Parking: On-site parking for €20 per day. You will receive further information in your registration confirmation email. Analog, RF, and Mixed-Signal IC Design Learn how the latest developments within Virtuoso Studio and Spectre platforms can significantly improve your design productivity and make …
