Simulation World 2021
LIVE VIRTUAL EVENT DATES AMER/EMEA // APRIL 20-21 APAC // APRIL 21-22 ABOUT THE CONFERENCE Following a record setting inaugural event in 2020, Simulation World 2021 is designed to inspire and educate executives, …
Loading view.
FPGA/ASIC/SOC design
【Free Live Webinar】Edge AI Video Noise Reduction – From Still Image to Video –
On Wednesday, May 26 and Thursday, June 3, we will be holding a free online seminar entitled "Edge AI Video Noise Reduction - From Still Image to Video. Session 1：Wednesday, …
Continue reading "【Free Live Webinar】Edge AI Video Noise Reduction – From Still Image to Video –"
Free
Xilinx for Managers Webinar
OnlineThe right tools as a manager can make all the difference—from staying on budget, to getting to market faster. This webinar for managers provides an overview of Xilinx FPGA devices, …
Free
#RISCVForum
Embedded technology is the heart of RISC-V, taking hold in key industries. At this event, we’ll explore embedded technologies in the automotive industry, in medical equipment, in communications, within graphic …
WEBINAR: Embedded Memories Diagnosis Flow for Advanced Technology Nodes
STMicroelectronics is designing complex SoCs in advanced technology nodes, containing tens of thousands of embedded memories. Many divisions at STMicroelectronics chose to use the Synopsys Star Memory System (SMS) IP …
Continue reading "WEBINAR: Embedded Memories Diagnosis Flow for Advanced Technology Nodes"
VSDOpen 2021 Online Conference
VSD is ready to create New History In Open-Source Hardware Industry
4 power packed Cloud Lab Tutorials for learner and experimenters'
LIVE online conference with Experts talk on Semiconductor Workforce Development
Showcase VSD Student Community 1st Tapeout
Free
WEBINAR: IC Manage Holodeck AWS Marketplace Edition Brings Cloud to the EDA Masses
Ever looked at the complexity of duplicating your EDA workflows to run in the cloud? Is your CFO worried about running up huge bills for using the cloud? Want to …
Exploring a Software First Approach to Avoid SoC Re-spins
Traditional coverage-based verification methods are no longer sufficient to verify complex SoCs integrating many processor cores and IP subsystems. To conquer the verification challenge of complex SoCs, companies are shifting …
Continue reading "Exploring a Software First Approach to Avoid SoC Re-spins"
Three Perspectives on the Hardware/Software Interface – Who’s Right?
The hardware/software interface, or HSI is the critical piece of technology that allows software to communicate with the hardware it’s controlling. With all the dedicated processors in most designs today, …
Continue reading "Three Perspectives on the Hardware/Software Interface – Who’s Right?"
Python in Verification Online Meetup
At Veriest, we believe in knowledge sharing. In our recent meetup events, hundreds of professionals from 20+ different countries gathered to listen to different industry experts from companies such as …
Early and Accelerated SoC Connectivity Verification using VC Formal Connectivity Checking App
Wednesday, March 9, 2022 | 10-10:45 a.m. PST Complex bus protocols, increased on-chip functionalities, coupled with limited shared I/O resources, result in complex wiring connections in SoCs with numerous muxing …
Balancing Performance and Power in adding AI Accelerators to System-on-Chip (SoC)
• Do you need to estimate the power advantage of implementing an AI algorithm on an accelerator? • Do you need to size the AI accelerator for existing and future …
Continue reading "Balancing Performance and Power in adding AI Accelerators to System-on-Chip (SoC)"