WEBINAR: Optimize SoC Glitch Power with Accurate Analysis from RTL to Signoff
Identifying glitches and revealing the extra power they consume require special attention to cell delays and wire delays. To enable earlier and more frequent analysis, physical-and-timing-aware glitch power analysis is …
Continue reading "WEBINAR: Optimize SoC Glitch Power with Accurate Analysis from RTL to Signoff"