Cloud-enabled Workshop on “RISC-V based SoC design”
Good news is – Anyone from any part of the world at any time-zones can join. It is open 24hrs between 27th May to 31st May. So, you can enter and exit whenever you are comfortable
$25
Loading view.
Chip Design in the Cloud
Calendar of Events
S Sun
M Mon
T Tue
W Wed
T Thu
F Fri
S Sat
1 event,
-
A Key Principle to Successful Tapeouts for Cadence Virtuoso Users Webinar
A Key Principle to Successful Tapeouts for Cadence Virtuoso Users Webinar
Overview: Having difficulties in keeping track of changes to schematics and layouts in Cadence Virtuoso? In this webinar we will show you a methodology that engineers have been adopting to reduce inefficiencies and become more productive and increase throughput. Sign up for this webinar here What you will learn: Revision control with release and …
Continue reading "A Key Principle to Successful Tapeouts for Cadence Virtuoso Users Webinar"
FREE