Banner Electrical Verification The invisible bottleneck in IC design updated 1
WP_Term Object
(
    [term_id] => 157
    [name] => EDA
    [slug] => eda
    [term_group] => 0
    [term_taxonomy_id] => 157
    [taxonomy] => category
    [description] => Electronic Design Automation
    [parent] => 0
    [count] => 4329
    [filter] => raw
    [cat_ID] => 157
    [category_count] => 4329
    [category_description] => Electronic Design Automation
    [cat_name] => EDA
    [category_nicename] => eda
    [category_parent] => 0
    [is_post] => 
)

Rigid-Flex Cabling is Cool! (and requires unique EDA support)

Rigid-Flex Cabling is Cool! (and requires unique EDA support)
by Tom Dillinger on 08-15-2016 at 10:00 am

The three F’s of electronic product development are: form, fit, and function. Although the F/F/F assessment typically refers to the selection of the right component, it most definitely also refers to the selection of the proper cabling between assemblies. The requirements for cables are varied, and demanding: ability… Read More


Catching low-power simulation bugs earlier and faster

Catching low-power simulation bugs earlier and faster
by Daniel Payne on 08-15-2016 at 7:00 am

I’ve owned and used many generations of cell phones, starting back in the 1980’s with the Motorola DynaTAC phone and the biggest usability factor has always been the battery life, just how many hours of standby time will this phone provide and how many minutes of actual talk time before the battery needs to be recharged… Read More


Keynote: Silicon is the New Steel: Building the World’s First Terascale Network

Keynote: Silicon is the New Steel: Building the World’s First Terascale Network
by bkeppens on 08-11-2016 at 12:00 pm

Prof. Thomas Lee from Stanford University is the keynote speaker at the upcoming 38th EOS/ESD Symposium (September 11-16, Anaheim). The EOS/ESD Symposium is focused on discussing the issues and providing the answers to electrostatic discharge in electronic production and assembly.

Abstract:
Steel transformed civilization… Read More


Webinar Alert – Helping Mixed Signal not be Mixed Up

Webinar Alert – Helping Mixed Signal not be Mixed Up
by Don Dingee on 08-10-2016 at 4:00 pm

Today’s profound statement: “don’t fall in love with your tools, figure out the biz process change first.” Mixed-signal SoC designers are having ample challenges with their design process and are in need of design management, but don’t want another tool to do it.… Read More


A Software Company Making Hardware

A Software Company Making Hardware
by Daniel Payne on 08-08-2016 at 12:00 pm

I’ve been a daily Facebook user for many years now and it keeps me in touch with family, friends, some business contacts and even a handful of high-tech companies. My first impression is that Facebook is a very successful, cloud-based, social platform staffed with software developers and a few marketing mavens. On closer… Read More


Custom layout productivity requires unrelenting EDA vendor focus

Custom layout productivity requires unrelenting EDA vendor focus
by Tom Dillinger on 08-05-2016 at 12:00 pm

The EDA tools industry relies upon ongoing productivity enhancements to existing products, to manage increasing SoC complexity and to address shrinking design schedules. The source of ideas for enhancements can come from a variety of sources – e.g., customer feedback, collaboration with the foundries, and features found … Read More


Radio Integration – the Benefits of Built-In

Radio Integration – the Benefits of Built-In
by Bernard Murphy on 08-05-2016 at 7:00 am

It’s always a pleasure when a vendor gives a really informative, vendor-independent presentation on what’s happening in some domain of the industry and wraps up with (by that point) a well-deserved summary of that vendor’ solutions in that space. Ron Lowman did just that at the Linley conference on Mobile and Wearables, where … Read More


Why using new DDR4 allow designing incredibly more efficient Server/Storage applications?

Why using new DDR4 allow designing incredibly more efficient Server/Storage applications?
by Eric Esteve on 08-04-2016 at 12:00 pm

The old one-size-fits-all approach doesn’t work anymore for DDR4 memory controller IP, especially when addressing the enterprise segments, or application like servers, storage and networking. For mobile or high end consumer segments, we can easily identify two key factors: price (memory amount or controller footprint) … Read More


At What Point Does Transistor Gate Length Stop Getting Smaller?

At What Point Does Transistor Gate Length Stop Getting Smaller?
by Daniel Payne on 08-03-2016 at 12:00 pm

When I started doing IC design back in 1978 we had 6,000 nm channel gate lengths, and today you can buy a smart phone with 16 nm or 14 nm technology, although the gate lengths in those phones are more like 34 nm. The International Technology Roadmap for Semiconductors (ITRS) makes predictions about emerging trends in our industry and… Read More


A Credible Player at the Power Table

A Credible Player at the Power Table
by Bernard Murphy on 08-03-2016 at 7:00 am

For a while it seemed like Mentor lived on the margins of the (RTL) design-for-power game. They had interesting micro-architectural optimization capabilities through their Calypto heritage but no real industry chops in power estimation, a must-have when you are claiming to reduce power. Better known offerings in RTL power … Read More