You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please,
join our community today!
The 22.1 release of the Cadence® Innovus™ Implementation System has many exciting new features and flows to improve power, performance, and area (PPA), and turnaround time (TAT) during design implementation. Join us in this CadenceTECHTALK™ to learn about the new capabilities of our digital implementation flow:
Part 1 of the… Read More
The 22.1 release of the Cadence® Innovus™ Implementation System has many exciting new features and flows to improve power, performance, and area (PPA), and turnaround time (TAT) during design implementation. Join us in this CadenceTECHTALK™ to learn about the new capabilities of our digital implementation flow:
Part 1 of the… Read More
It was back in 1991 that Cadence first announced the Virtuoso product name, and here we are 32 years later and the product is alive and doing quite well. Steven Lewis from Cadence gave me an update on something new that they call Virtuoso Studio, and it’s all about custom IC design for the real world. In those 32 years we’ve… Read More
EDA Flows for 3D Die Integrationby Tom Dillinger on 07-20-2021 at 6:00 amCategories: Cadence, EDA, Events
Background
The emergence of 2.5D heterogeneous die integration using a silicon (or organic) interposer has enabled unique system architectures. The term “More than Moore” has been used to describe the circuit density and cost advantages of leveraging multiple die in the package, the die potentially in different process technologies. … Read More
Semiconductor technology advances have a way of rewriting the rule book. As process geometries shrink, subtle effects graduate to mainstream problems. Performance curves can become inverted. And no matter what else occurs, low power demands are constantly reducing voltage and design margins along with it. Sometimes these… Read More
Overview
The Cadence® Innovus™ Implementation System continues to extend technology innovation to ensure designers can complete ever larger and more complex designs. During this webinar, Cadence will share the latest Innovus Implementation 20.1 release technology highlights.
Topics such as physically aware logic restructuring,
…
Read More
Overview
As typical system-on-chip designs grow larger and move to the latest FinFET process nodes, clocking constraints become ever more complex. The Cadence® Innovus™ Implementation System’s CCOpt™ useful skew optimization engine is a powerful tool to close the timing on the latest high-speed designs. Understanding and
…
Read More
Overview
The Cadence® Innovus™ Implementation System continues to extend technology innovation to ensure designers can complete ever larger and more complex designs. During this webinar, Cadence will share the latest Innovus Implementation 20.1 release technology highlights.
Topics such as physically aware logic restructuring,
…
Read More
The recent Design Automation Conference in Las Vegas was an indication of how the electronics industry is evolving. In its formative years, DAC was focused on the fundamental algorithms emerging from academic research and industrial R&D, that enabled the continuation of the Moore’s Law complexity curve. (Indeed, the… Read More
