VP Product Mgmt. Calibre Semiconductor Manufacturing Solutions (Hybrid)
![Siemens EDA](https://semiwiki.com/wp-content/uploads/job-manager-uploads/company_logo/2021/01/Siemens-EDA-150x84.jpg)
Website Siemens EDA
The Siemens EDA IC segment team is looking to hire a motivated individual to fill the role of VP Product Management for Calibre Semi Manufacturing Solutions group.
About the role:
- The VP of Product Management for the Calibre Semiconductor Solutions team is a member of the Calibre leadership team directing and guiding the overall business for Calibre. They will report to the GM and SVP of the Calibre Business Unit.
- Responsible for all Calibre Semi Solutions team planning aspects as part of Calibre Business Unit’s overall multi-year forecasts.
- Sets goals, manages, and guides the work of the Calibre Semiconductor Manufacturing Solutions product management team comprised of directors for all essential products.
- Jointly responsible with the VP of Engineering for the definition and execution of the product strategy in the core areas of business and owns run rate and run rate growth target.
- The activities include guiding, overseeing, and driving the technical and business development effort in the areas of responsibility.
- Through close interaction with the targeted Foundry Global Sales and Support teams, they will enable the Calibre Semi Product Management team to formulate market requirement specifications for consideration in software development.
- Holds the responsibility to foster the entire team’s continued education and personnel development and drive the project planning and resourcing.
- The VP of Product management drives innovation and idea creation in tools and solutions throughout the team – to sustain technical leadership in the markets and a continuously broadening product portfolio.
- Collaborates across the entire Siemens EDA management team, including adjacent organizations –to develop broader IC segment solutions.
- Successfully executing the role requires building and maintaining an extended relationship network within the semiconductor ecosystem and establishing research institutions and universities.
Minimum Qualifications:
- A Master’s degree in Material Science, Physics, or Electrical Engineering with 15+ years of professional experience in the targeted or related field, from an accredited university.
- 10+ years of experience managing technical development teams.
- Demonstrated ability to engage with customers, partners, and internal stakeholders at a leadership level to promote the deployment of new technology and systems solutions.
- Proven record of managing teams that deliver high-quality projects on time.
- Excellent written and verbal communication skills, including public presentations.
- Senior Manager/Director level responsibilities, with multiple years of experience managing engineering and product engineering groups, including multi-cultural teams across various international sites.
- Established record in successful technical creation and product innovation through customer deployment – on an individual level as well as through empowerment of all facets of multidisciplinary teams.
- Established record in managing teams that do technology-driven business development in new markets, from identifying the opportunity and requirements gathering to product development and deployment.
- Background overlapping with the following areas or equivalent:
- Experience in computational lithography applications, modeling, simulation, and correction for wafer and mask lithography.
- Litho-friendly design, Optical proximity correction/Resolution Enhancement, mask process correction, and mask data preparation.
- Tapeout operations for IC manufacturing, including aspects of high-performance computing in local and cloud environments.
- Experience in yield and defect management, technology integration, or failure diagnosis/failure analysis in semiconductor manufacturing including advanced nodes.
- Interaction of the IC design flow and the wafer manufacturing flow.
- Software application development and machine learning methodologies to discern the root causes of process observations and their connectedness to layout content.
- Project/application experience with significant, distributed data sources (Data science-based)
Travel at least 25% of the time – domestically and internationally, including visiting Egypt and Israel.
Preferred Qualifications:
- PhD degree in Material Science, Physics, or Electrical Engineering with 15+ years’ professional experience in the targeted or related field, from an accredited university.
- A broad network in the Computational lithography, EDA, Semiconductor manufacturing, and supplier space.
Intel’s Death Spiral Took Another Turn