I tried this method manually on kintex FPGA with some degree of success but recently noticed that new Xilinx tools support it: useful skew in Vivado | tech.blog
Array ( [content] => [params] => Array ( [0] => /forum/index.php?threads/useful-skew-in-fpgas.5495/ ) [addOns] => Array ( [DL6/MLTP] => 13 [Hampel/TimeZoneDebug] => 1000070 [SV/ChangePostDate] => 2010200 [SemiWiki/Newsletter] => 1000010 [SemiWiki/WPMenu] => 1000010 [SemiWiki/XPressExtend] => 1000010 [ThemeHouse/XLink] => 1000970 [ThemeHouse/XPress] => 1010570 [XF] => 2021370 [XFI] => 1050270 ) [wordpress] => /var/www/html )