You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please, join our community today!
I tried this method manually on kintex FPGA with some degree of success but recently noticed that new Xilinx tools support it: useful skew in Vivado | tech.blog