-
Webinar: RTL-to-GDSII Flow for ASIC Design Using Cadence Tools
Webinar: RTL-to-GDSII Flow for ASIC Design Using Cadence Tools
Would you like to know how to design a complete chip using the RTL-to-GDSII Flow? In this free technical Training Webinar with Application Engineer Sai Srinivas Pamula, we’ll teach you the essential steps in the RTL-to-GDSII design flow using a wide variety of industry-leading Cadence tools—such as the Xcelium Logic Simulator, Modus DFT Software Solution, …
Continue reading "Webinar: RTL-to-GDSII Flow for ASIC Design Using Cadence Tools"