Analyzing Memory Bus to Meet with DDR Specifications
OnlinePart of Simulating for High-Speed Digital Insights series April 14, 2022 | 10:00 AM PT / 1:00 PM ET Due to ever increasing data demand, the speed grade for memory is now in the multi-gigabit range. Memory bus design becomes a lot more complicated with tighter design margins due to higher crosstalk between vias and traces along …
Continue reading "Analyzing Memory Bus to Meet with DDR Specifications"