DVClub Europe Meeting –November 2023 Agenda (BST): 12.00 GMT - Welcome and Introduction Mike Bartley,Tessolve 12.00 GMT - Saving Development Time by Automating Verification infra from specifications Anupam Bakshi, Agnisys …
Continue reading "Webinar: Auto-generation of Verification Infrastructure for IP to SoC"
IP SoC events have as goal to be the premier worldwide meetings between IP (Silicon Intellectual property) providers and IP consumers Like previous years IP SoC Days will be held …
SUMMARY With increasing chip design complexity, power intent management is becoming a requirement by chip designers. Power intent (UPF) databases are getting more and more complex and difficult to handle …
Continue reading "Webinar: Automated Power Intent Management Pre-synthesis for Large SoC Designs"
Applications such as Data Centers, High-Performance computing (HPC), artificial intelligence/machine learning (AI/ML), cloud computing, military, and aerospace, automotive, etc. are all extremely Bandwidth-hungry. To cater to such high demands of …
Learn how innovative analog IP can help analog design engineers. Agile Analog is transforming the analog IP industry, with Composa, our configurable, multi-process technology that automatically generates analog IP. We …
Design, Automation and Test in Europe Conference | The European Event for Electronic System Design & Test DATE 2024 - Call for Papers The DATE conference is the main European …
Hardware security is essential for high-performance computing (HPC), AI, and Edge IoT applications when designing SoCs in advanced process nodes. These designs include Gigabits of SRAM and require storing >16Kb …
A worldwide connected Event !! D&R IP-SoC Silicon Valley 2024 Day is the unique worldwide Spring event fully dedicated to IP (Silicon Intellectual Property) and IP based Electronic Systems. IP-SoC …
(Work email required for verified registration) During a project, subsystem and full-chip integration plays a crucial role. Integration can be particularly challenging on large SoCs with distributed teams due to …
Continue reading "Webinar: Automating the Integration Workflow with IP Centric Design"
Today’s advanced node chip designs are faced with many new complexities which require more verification, more validation and more analysis. The resulting data from these added steps has also grown …
The digital chip design flow carries with it an enormous wealth of untapped information regarding the health and status of your SoC design. The ability to efficiently mine this data …
Continue reading "Webinar: Maximize Productivity with Deep Insights into PPA Trajectories"
