Boost Verification Productivity with PSS 2.0 and Perspec
June 10, 2021 Overview SoC level verification and validation is often the bottleneck of chip design projects due to lack of methodology and automation for creating system level stimulus and limited content reuse. Complex system use-cases, involve interactions between different elements in the system, are hard to write, model and control manually - in particular …
Continue reading "Boost Verification Productivity with PSS 2.0 and Perspec"
