EV Charging Infrastructure - intelligent substations for electric vehicle charging infrastructure The management, operation, and maintenance team for EV charging infrastructure at gas stations, shopping centers, supermarkets, or parking lots. …
Continue reading "Webinar: Intelligent substations for electric vehicle charging infrastructure"
Date: November 21, 2023 Time: 9:00 a.m. or 4:00 p.m. CET (Berlin) Language: English Cost: Free Duration: 2h For an overview of other webinars offered by Totally Integrated Power, please follow …
Continue reading "Webinar: Project definitions and their effects on network dimensioning"
Silvaco UseRs Global Events (SURGE) bring together users, developers, and industry experts of the EDA, IP, and TCAD communities to understand new semiconductor technologies, innovative applications, and techniques for realizing advanced designs. Presentations A variety of presentations will cover semiconductor device simulation, circuit design and verification, and IP design. Roadmaps and exciting technology updates will …
Continue reading "Silvaco UseRs Global Event (SURGE) 2023 – Taiwan/Singapore"
In today's fast-paced manufacturing world, keeping up with changing customer demands is crucial. Imagine a situation where your customer orders eco-friendly packaging and expects fast changes and top-notch quality. Can …
Continue reading "Webinar: IT/OT Integration: Leveraging Data in Real Use Cases"
Two worlds are growing together. Until now, the drives in the TIA Selection Tool could be designed according to the application, but what was missing was embedding them in a higher-level main …
Continue reading "Webinar: Drives and main circuit dimensioning in one tool"
Date: November 28, 2023 Time: 9:00 a.m. or 4:00 p.m. CET (Berlin) Language: English Cost: Free Duration: 2h For an overview of other webinars offered by Totally Integrated Power, please follow …
Continue reading "Webinar: User interfaces, library elements and their parameters"
Summary Conventional monolithic SoCs are becoming a bottleneck for power, performance, and area (PPA), creating limitations for Data-intensive applications like high-performance computing (HPC), machine learning (ML) and artificial intelligence (AI), …
Continue reading "Webinar: Multi-Die System Verification with Siemens Avery UCIe VIP"
Silvaco UseRs Global Events (SURGE) bring together users, developers, and industry experts of the EDA, IP, and TCAD communities to understand new semiconductor technologies, innovative applications, and techniques for realizing advanced designs. Presentations A variety of presentations will cover semiconductor device simulation, circuit design and verification, and IP design. Roadmaps and exciting technology updates will …
Continue reading "Silvaco UseRs Global Event (SURGE) 2023 – China"
Agenda Timeline Session 1 9:00 a.m. - 11:00 a.m. Session 2 1:00 p.m. - 3:00 p.m. Registration Time Session 1 8:30 a.m. Session 2 12:30 p.m. What this event is about: Validate Your In-Vehicle Network Performance - Ensure flawless data flow between on-board sensors and electronic control units. This seminar will discuss the latest in …
Applications such as Data Centers, High-Performance computing (HPC), artificial intelligence/machine learning (AI/ML), cloud computing, military, and aerospace, automotive, etc. are all extremely Bandwidth-hungry. To cater to such high demands of …
What is SIPI SIG? The Synopsys SIPI SIG Event is for Synopsys customers to hear the latest advances and solutions in signal and power integrity from customers and partners. This event provides the opportunity for networking and discussion with fellow SIPI engineers to increase awareness of signal and power integrity issues within a forum for …
Continue reading "2024 Signal & Power Integrity (SIPI) SIG Event"
In a world where the chiplet market is projected to soar to $50.5 billion in revenue by 2024, staying ahead of the game is crucial. This monumental shift in the IC design ecosystem necessitates a forward-thinking approach to navigate the sea of data and intricate Intellectual Properties (IPs) securely. That's why Keysight has expanded its …
Continue reading "Webinar: The Perfect Duo: Chiplet Design Meets Modern Data & IP Management"
About Designers increasingly use complex reset signaling architectures to meet high-performance, low-latency, and low-power requirements. Specifically, independent reset domains are created by complex reset sequences, reset circuitry, and the intermixing …
Continue reading "Webinar: New Advanced Techniques for Reset Domain Crossing (RDC) Analysis"
