clock delays

Overview As typical system-on-chip designs grow larger and move to the latest FinFET process nodes, clocking constraints become ever more complex. The Cadence® Innovus™ Implementation System’s CCOpt™ useful skew optimization engine is a powerful tool to close the timing on the latest high-speed designs. Understanding and managing insertion delay is an important part of clock …

Continue reading "Webinar: Investigating and Improving Clock Delays"