Webinar: Introducing: Cadence Reality DC Digital Twin Platform for Data Centers

Online

Join this webinar to meet Cadence’s comprehensive digital twin solution that facilitates sustainable data center design and modernization, marking a significant leap forward in optimizing data center efficiency and operational capacity. See why industry leaders are praising the ground-breaking Cadence Reality Digital Twin Platform for accelerating the development of next-generation energy-efficient data centers and optimizing …

Webinar: AI-Driven 3D System Analysis & Optimization for EM Antenna/RF Problems

Online

Antenna/RF design problems often involve the optimization of many variables, requiring numerous evaluations (EM simulations) using traditional optimization methods. Design engineers need an intelligent, accurate, and easy-to-use simulation platform and analysis solution that reduces repetitive design cycles while increasing user productivity and efficiency. Leveraging an advanced AI-enabled methodology, Optimality Explorer delivers quality results leading to …

CadenceCONNECT: Tech Days Europe 2024 – Dresden

Hilton Dresden Hotel An der Frauenkirche 5 D, Dresden, Germany

Date: Tuesday, May 14, 2024 Venue: Hilton Dresden Location: An der Frauenkirche 5, 01067 Dresden, Germany Parking: There is parking at the hotel with a charge of €28 per day. You will receive further information in your registration confirmation email. Analog, RF, and Mixed-Signal IC Design Learn how the latest developments within Virtuoso Studio and Spectre platforms can significantly …

CadenceCONNECT: Tech Days Europe 2024 – Munich

Holiday Inn Munich City Centre Hochstrasse 3, Munich, Germany

Date: Thursday, May 16, 2024 Venue: Holiday Inn Munich - City Centre Location: Hochstrasse 3, Munich, 81669 Germany Parking: On-site parking for €20 per day. You will receive further information in your registration confirmation email. Analog, RF, and Mixed-Signal IC Design Learn how the latest developments within Virtuoso Studio and Spectre platforms can significantly improve your design productivity and make …

CadenceCONNECT: Tech Days Europe 2024 – Milan

H2C Hotel Milanofiori Via Roggia Bartolomea, 5, Assago, Italy

Date: Tuesday, May 21, 2024 Venue: H2C Hotel Milanofiori Location: Via Roggia Bartolomea, 5, 20057 Assago MI, Italy Parking: There is a car park on-site that is free of charge. Spaces cannot be guaranteed as it is used by all hotel guests. You will receive further information in your registration confirmation email. Analog, RF, and Mixed-Signal IC Design Learn …

Webinar: Addressing the Challenges of PCB Design for Manufacturing

Online

Manufacturing issues can be a big reason why your project timelines get derailed and even result in costly failures. By understanding common errors that occur while designing or creating your fabrication and assembly documentation, you can avoid making the same mistakes on future designs. With access to over 80 comprehensive Design for Test (DFT), Design …

CadenceCONNECT: Tech Days Europe 2024 – Sophia Antipolis

Novotel Antibes Sophia Antipolis 290 rue Fedor Dostoievski, Les Lucioles 1, Valbonne, France

Date: Tuesday, June 4, 2024 Venue: Novotel Antibes Sophia Antipolis Location: 290 rue Fedor Dostoievski, Les Lucioles 1, 06560 Valbonne, France Parking: On-site parking available. You will receive further information in your registration confirmation email. Analog, RF, and Mixed-Signal IC Design Learn how the latest developments within Virtuoso Studio and Spectre platforms can significantly improve your design productivity and make …

CadenceCONNECT: Tech Days Europe 2024 – Edinburgh

Cadence Office - Edinburgh Cadence Design Systems, 40 Princes St, Edinburgh, United Kingdom

Date: Tuesday, June 4, 2024 Venue: Cadence Office Location: Cadence Design Systems, 40 Princes St, Edinburgh EH2 2BY Parking: There is no on-site parking. Please arrange your travel accordingly. You will receive further information in your registration confirmation email. Analog, RF, and Mixed-Signal IC Design Learn how the latest developments within Virtuoso Studio and Spectre platforms can significantly improve …

CadenceCONNECT: Tech Days Europe 2024 – Grenoble

Mercure Grenoble Centre Président 11 Rue Général Mangin, Grenoble, France

Date: Thursday, June 6, 2024 Venue: Mercure Grenoble Centre Président Location: 11 Rue Général Mangin, 38100 Grenoble, France Parking: There are 2 car parks at this venue. Parking Exterieur charges €5 per day. Parking Souterrain charges €14 per day. You will receive further information in your registration confirmation email. Analog, RF, and Mixed-Signal IC Design Learn how the latest developments …

CadenceCONNECT: Tech Days Europe 2024 – Eindhoven

WestCord Hotel Eindhoven Lichttoren 22, Eindhoven, Netherlands

Date: Wednesday, June 12, 2024 Venue: WestCord Hotel Eindhoven (previously known as Inntel Hotels Art Eindhoven) Location: Lichttoren 22, 5611BJ Eindhoven, Netherlands Parking: There is on-site parking at the hotel for a fee of €17,00 for 24 hours or €8,50 per halve a day. You will receive further information in your registration confirmation email. Analog, RF, and Mixed-Signal IC Design …

CadenceCONNECT: Tech Days Europe 2024 – Graz

Austria Trend Hotel Europa Graz Bahnhofgürtel 89, Graz, Austria

Date: Thursday, June 20, 2024 Venue: Austria Trend Hotel Europa Graz Location: Bahnhofgürtel 89, 8020 Graz, Austria Parking: There is a public parking garage in the basement of the hotel. Ticket price for one-day is €12. You will receive further information in your registration confirmation email. Analog, RF, and Mixed-Signal IC Design Learn how the latest developments within Virtuoso Studio …

DVClub India Meeting: Ensuring my Design Verification is ISO26262 Compliant

Online

Ensuring my Design Verification is ISO26262 Compliant With the widespread of the modern automobiles, run and regulated by automotive ECUs, the need for advanced safety features has also become inevitable. And this is why today modern vehicles are required to adhere to the safety standards listed within the Automotive Safety Integrity Level (ASIL). In this …

Webinar: Chip-Level Electromagnetic Crosstalk Signoff Using EMX Solver

Online

Description Today’s wireless and high-speed chip designs integrate an incredible amount of functionality on very small silicon real estate. Such integration requires optimization from the early stages of the design to post-layout vs. schematic (LVS) signoff. Increasingly complex designs and advanced process nodes test the limits of electromagnetic (EM) solvers in terms of modeling capacity …