CadenceTECHTALK: Find more Bugs, Hit the Most Difficult Scenarios Faster
OnlineDate: Thursday, September 29, 2022 Time: 09:00 BST / 10:00 CEST / 11:00 EEST and Israel Crack the Verification Double Trouble! Chips are becoming bigger and more complex, adding to already existing verification woes. Design and verification engineers struggle with running billions of regression cycles to achieve the desired target coverage and finding as many …
Continue reading "CadenceTECHTALK: Find more Bugs, Hit the Most Difficult Scenarios Faster"