The AC analysis is used to evaluate the stability of regulation loops of switched-mode power supplies, as well as the stability of networks of power supplies. Stability criteria like phase and gain margins, or the Middlebrook impedance criterion, can be applied to the Bode plots produced by the AC analysis. But it is very tricky …
Continue reading "Webinar: Fast & Accurate AC Analysis for DC-DC Power Converters"
Update Big Trend for 🤖 Data + AI in 2024 with speakers who will come to provide knowledge and share experiences. and including guidelines for expanding your business with 6 sessions from 6 leading gurus in Data Tech & AI, including: 1. Data-Driven Strategies for Every Industry: Planning End-to-End Solutions โดย Dr.Sirinuch Sararuch : Co-Director before …
Continue reading "Data Tech & AI Nexus 2024: The Roadmap to Business Success"
The ACM/SIGDA International Symposium on Field-Programmable Gate Arrays is a premier conference for presentation of advances in FPGA technology. In 2024, the 32nd edition of FPGA will be held in Monterey, California, USA. Accepted papers will be published in the conference proceedings and available in the ACM Digital Library. At least one of the authors …
Continue reading "ACM/SIGDA International Symposium on Field-Programmable Gate Arrays"
Accellera at DVCon US 2024 Speaker: Richard Weber, Fellow, Director of Engineering, Arteris Anupam Bakshi, CEO, Agnisys Introduction: This tutorial explains basic usage of IP-XACT IEEE 1685-2022 for IP re-use and integration flows. Summary: This workshop explains the data model underlying the IP-XACT standard. This SoC data model unifies logical and physical connectivity as well as …
Continue reading "IP-XACT Workshop: “An Introduction to IP-XACT”"
Accellera at DVCon US 2024 Abstract: As complexity and the number of clock domains increase in today’s ASIC designs, we are moving towards a hierarchical verification approach. This tutorial covers the proven clock domain crossings (CDC) and Reset Domain Crossing (RDC) schemes, the verification challenges, and the potential risk mitigation strategies. We will then discuss …
Continue reading "CDC Workshop: “Hierarchical CDC and RDC Closure with Standard Abstract Models”"
Accellera at DVCon US 2024 Abstract: Join Accellera for an informative luncheon focused on the efforts and direction of the Federated Simulation Standard Proposed Working Group (FSS PWG). The luncheon will begin with an update on Accellera working group activity from Chair Lu Dai, followed by the presentation of a Distinguished Service Award to a …
Continue reading "DVCon: Accellera Luncheon Focused on Federated Simulation"
Accellera at DVCon US 2024 The implementation of Functional Safety standards such as ISO26262 poses challenges during the exchange and integration of functional safety data between different work products and activities, carried out by different teams and/or different layers of the supply chain. Automation with EDA tools is now common practice in this field, but …
Continue reading "Functional Safety Workshop: “Whitepaper Review and What’s Next”"
The Accellera UVM Working Group released the IEEE 1800.2-2020-2.0 reference library last year. Since that release, we have been working on a public Github repository to give users enhanced access to the latest bug fixes and to provide bug fix suggestions if they would like. Also, we have developed new, additive features to poll an …
Continue reading "UVM Workshop: “An Update on New Features and Open Q&A”"
Accellera at DVCon US 2024 Authors: Jean-Philippe Martin, Intel Mike Borza, Synopsys Topic(s): Security Keywords: security, asset, accellera, sa-edi, IEEE P3164, threat modeling Abstract: This workshop will demonstrate how to identify assets in intellectual property (IP) in accordance with Accellera’s Security Annotation for Electronic Design Integration (SA-EDI) standard. This guidance is planned to be documented in the IEEE …
Continue reading "SA-EDI Workshop: “A Practical Guide to SA-EDI Methodology”"
Enhancements to Fluent software in 2024 R1 include new multiphysics capabilities with Maxwell and Mechanical, faster simulation run times for multi-phase flows, and updated numerics for combustion studies. TIME: MARCH 5, 2024 11 AM EST / 5 PM CET / 9:30 PM IST Venue: Virtual Overview This presentation will cover enhancements made to Fluent’s CPU …
Continue reading "Ansys 2024 R1: Ansys Fluent Physics and Modeling What’s New"
Learn more about the new features in Ansys Mechanical 2024 R1, including new interface themes, a standalone version of Mechanical, workflow improvements to streamline NVH simulations, and more. TIME: MARCH 5, 2024 11 AM EST / 5 PM CET / 9:30 PM IST Venue: Virtual Overview Ansys 2024 R1 brings new features to Ansys Mechanical …
Continue reading "Ansys 2024 R1: Ansys Mechanical What’s New"
Accellera at DVCon U.S. 2024 Efficient Portable Programming - Sequence Development with PSS Bringing an SoC-level system out of reset into an operational state involves configuring the component subsystems and IPs by properly programming hundreds or thousands of IP registers. Running behavior involves programming yet more registers and in-memory descriptors. Stake holders, including block-DV, subsystem, …
About Join Keysight principal program manager Rick Eads, member of the PCI-SIG® board of directors, as he discusses the latest PCIe® 6.0 developments and what you need to consider when evaluating your PCIe 6.0 designs. • What are the differences between PCIe® 5.0 and 6.0? • Which industries and applications are driving these changes? • …
Continue reading "Keysight Talks Standards Webinar – Fundamentals of PCIe 6.0"
